Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

ES9027SPRO Datasheet(PDF) 64 Page - ESS Technology,Inc

Part # ES9027SPRO
Description  32-bit High-Performance 8-Channel DAC
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ESS [ESS Technology,Inc]
Direct Link  http://www.esstech.com
Logo ESS - ESS Technology,Inc

ES9027SPRO Datasheet(HTML) 64 Page - ESS Technology,Inc

Back Button ES9027SPRO Datasheet HTML 60Page - ESS Technology,Inc ES9027SPRO Datasheet HTML 61Page - ESS Technology,Inc ES9027SPRO Datasheet HTML 62Page - ESS Technology,Inc ES9027SPRO Datasheet HTML 63Page - ESS Technology,Inc ES9027SPRO Datasheet HTML 64Page - ESS Technology,Inc ES9027SPRO Datasheet HTML 65Page - ESS Technology,Inc ES9027SPRO Datasheet HTML 66Page - ESS Technology,Inc ES9027SPRO Datasheet HTML 67Page - ESS Technology,Inc ES9027SPRO Datasheet HTML 68Page - ESS Technology,Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 89 page
background image
ES9027PRO Datasheet
VERSION 0.4.1
ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800 • WWW.ESSTECH.COM
64
Register 59: TDM CONFIG
Bits
[7:5]
[4:0]
Default
3'd0
5'd1
Bits
Mnemonic
Description
[7:5]
RESERVED
NA
[4:0]
TDM_CH_NUM
Total number of TDM slots per frame = TDM_CH_NUM + 1.
Register 60: TDM CONFIG1
Bits
[7]
[6]
[5:0]
Default
1'b0
1'b0
6'd0
Bits
Mnemonic
Description
[7]
TDM_LJ_MODE
TDM LJ mode.
1'b0: Standard I2S (default)
1'b1: LJ mode
[6]
TDM_VALID_EDGE
TDM WS valid edge.
1'b0: negative edge (default)
1'b1: positive edge
[5:0]
RESERVED
NA
Register 61: TDM CONFIG2
Bits
[7]
[6:5]
[4:0]
Default
1'b1
2'b00
5'd0
Bits
Mnemonic
Description
[7]
ENABLE_ASYNC_LOCK_MONITOR
Monitors the lock status of the SRC, when in ASYNC mode.
Sets BCK_WS_FAIL on unlock.
1'b0: Disabled
1'b1: Enabled (default)
[6:5]
TDM_BIT_WIDTH
Bit width of each TDM slot.
2'b00: 32-bit (default)
2'b01: 24-bit
2'b10: 16-bit
2'b11: Reserved
[4:0]
TDM_DATA_LATCH_ADJ
Sets the position of the start bit within each TDM slot.
Can be moved by TDM_DATA_LATCH_ADJ clock cycles.
5'd0: Normal position
5'd1-31: Number of clock cycles to wait



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com