Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

ES9822PRO Datasheet(PDF) 56 Page - ESS Technology,Inc

Part # ES9822PRO
Description  32-bit High-Performance 2-Channel ADC
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ESS [ESS Technology,Inc]
Direct Link  http://www.esstech.com
Logo ESS - ESS Technology,Inc

ES9822PRO Datasheet(HTML) 56 Page - ESS Technology,Inc

Back Button ES9822PRO Datasheet HTML 52Page - ESS Technology,Inc ES9822PRO Datasheet HTML 53Page - ESS Technology,Inc ES9822PRO Datasheet HTML 54Page - ESS Technology,Inc ES9822PRO Datasheet HTML 55Page - ESS Technology,Inc ES9822PRO Datasheet HTML 56Page - ESS Technology,Inc ES9822PRO Datasheet HTML 57Page - ESS Technology,Inc ES9822PRO Datasheet HTML 58Page - ESS Technology,Inc ES9822PRO Datasheet HTML 59Page - ESS Technology,Inc ES9822PRO Datasheet HTML 60Page - ESS Technology,Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 126 page
background image
0.3
ES9822 PRO Product Datasheet
ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800 WWW.ESSTECH.COM
56
Register 9: I2S/TDM MASTER CLK CONFIG
Bits
[7]
[6:0]
Default
1'b0
7'd3
Bits
Mnemonic
Description
[7]
SELECT_I2S_TDM_HALF
1'b0: Divide by SELECT_I2S_TDM_NUM + 1 (default)
1'b1: Divide by half of SELECT_I2S_TDM_NUM + 1
Note: Can only produce half of an odd number divide
[6:0]
SELECT_I2S_TDM_NUM
Whole number divide value + 1 for I2S/TDM master encoding
clock (SYS_CLK/divide_value).
7'd0: Whole number divide value + 1 = 1 (default)
7'd1: Whole number divide value + 1 = 2
7'd127: Whole number divide value + 1 = 128
Register 10: TDM CONFIG1
Bits
[7:3]
[2]
[1]
[0]
Default
5'd0
1'b1
1'b0
1'b1
Bits
Mnemonic
Description
[7:3]
TDM_BIT_DELAY
Indicates the MSB-2 position of the data from the frame start.
Valid from 5'd0 to 5'd31
[2]
TDM_VALID_EDGE
Sets on which WS edge the frame starts.
1'b0: Frame starts on posedge of WS
1'b1: Frame starts on negedge of WS (default)
[1]
TDM_LJ
Sets left-justified mode.
1'b0: No left-justified (default)
1'b1: Left-justified
[0]
ENABLE_TDM_CLK
Enables I2S/TDM encoding clock.
1'b0: I2S/TDM clock disabled
1'b1: I2S/TDM clock enabled (default)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com