Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

AT83SND2CMP3B Datasheet(PDF) 85 Page - ATMEL Corporation

Part # AT83SND2CMP3B
Description  Single-Chip Flash Microcontroller with MP3 Decoder with Full Audio Interface
PDF  241 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT83SND2CMP3B Datasheet(HTML) 85 Page - ATMEL Corporation

Back Button AT83SND2CMP3B Datasheet HTML 81Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 82Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 83Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 84Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 85Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 86Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 87Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 88Page - ATMEL Corporation AT83SND2CMP3B Datasheet HTML 89Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 241 page
background image
85
4341F–MP3–03/06
AT8xC51SND2C/MP3B
Figure 15-7. Dac SPI Interface
15.1.4
DAC Interface SPI Protocol
On AUDCDIN, the first bit is a read/write bit. 0 indicates a write operation while 1 is for a read
operation. The 7 following bits are used for the register address and the 8 last ones are the write
data. For both address and data, the most significant bit is the first one.
In case of a read operation, AUDCDOUT provides the contents of the read register, MSB first.
The transfer is enabled by the AUDCCS signal active low. The interface is resetted at every ris-
ing edge of AUDCCS in order to come back to an idle state, even if the transfer does not
succeed. The DAC Interface SPI is synchronized with the serial clock AUDCCLK. Falling edge
latches AUDCDIN input and rising edge shifts AUDCDOUT output bits.
Note that the DLCK must run during any DAC SPI interface access (read or write).
Figure 15-8. DAC SPI Interface Timings
rw a6 a5 a4 a3 a2 a1
d7 d6 d5
d3
d7 d6 d5 d4
d1 d0
d2
d3
d0
d1
d2
d4
a0
AUDCDOUT
AUDCDIN
AUDCCLK
AUDCCS
Thsdi
Tssen
Tc
Twl
Twh
Thsen
Tssdi
AUDCDOUT
AUDCDIN
AUDCCLK
Tdsdo
Thsdo
AUDCCS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com