TSS461C datasheet(5/57 Pages) ATMEL

5 / 57 page

TSS461C

4193G–AUTO–12/04

Operation

The TSS461C is a microprocessor-controlled line controller for the VAN bus. It can inter-

face to virtually any microprocessor, but the I/O signals of the circuit have been

optimized to use with the TSC51/TSC251 series of microcontrollers.

It features a multiplexed address and data bus, controlled by an address strobe pin ALE

and separated read RD and write WR command pins. The address is latched on the fall-

ing edge of ALE.

The circuit also features one single interrupt pin. This pin can be treated as level or edge

sensitive, For example, if there is a pending interrupt inside the circuit when another

interrupt is reset, the INT pin will emit a high pulse with the same pulse width as the

internal write strobe (typically 20 ns).

Figure 1. Typical Application

Remaining Pins

TSS461C

Microcontroller

Series

P3.6/WR

P3.7/RD

ALE

P0.7

P0.6

P0.5

P0.4

P0.3

P0.2

P0.1

P0.0

ALE

AD7

AD6

AD5

AD4

AD3

AD2

AD1

AD0

XTAL1

XTAL2

TXD

RXD0

RXD1

RXD2

VAN

DLC

INT CKOUT RESET

RESET XTAL1 INT

33 pF

GND

REF

DATA

Differential

VAN Bus

VAN Line Driver

& Receivers

General I/O

TSS461C Datasheet(PDF) 5 Page - ATMEL Corporation

TSS461C Datasheet(HTML) 5 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

Datasheet Download

Link URL