| Electronic Components Datasheet Search |
|
PCF8531U/2 Datasheet(PDF) 6 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCF8531U/2 Datasheet(HTML) 6 Page - NXP Semiconductors |
|
6 / 44 page ![]() 2000 Feb 11 6 Philips Semiconductors Product specification 34 × 128 pixel matrix driver PCF8531 Notes 1. If the on-chip oscillator is used, this input must be connected to VDD1. 2. If the internal VLCD generation is used, VLCDOUT, VLCDIN and VLCDSENSE must be connected together. 3. If an external VLCD is used in the application, then pin VLCDOUT must be left open circuit, otherwise the chip will be damaged. 4. If only the internal Power-on reset is used, this input must be connected to VDD1. 5. VDD1 is for the logic supply, VDD2, and VDD3 are for the voltage multiplier. For split power supplies, VDD2 and VDD3 must be connected together. If only one supply voltage is available, VDD1, VDD2 and VDD3 must be connected together. 6. Serial data acknowledge for the I2C-bus. By connecting SDACK to SDA externally, the SDA line becomes fully I2C-bus compatible. Having the acknowledge output separated from the serial data line is advantageous in Chip-On-Glass (COG) applications. In COG applications where the track resistance from the SDACK pad to the system SDA line can be significant, a potential divider is generated by the bus pull-up resistor and the Indium Tin Oxide (ITO) track resistance. It is possible that the PCF8531 will not be able to create a valid logic 0 level during the acknowledge cycle. By splitting the SDA input from the SDACK output, the device could be used in a mode that ignores the acknowledge bit. In COG applications where the acknowledge cycle is required, it is necessary to minimize the track resistance from the SDACK pad to the system SDA line to guarantee a valid LOW level. 7. If ENR is connected to VSS, Power-on reset is disabled; to enable Power-on reset ENR should be connected to VDD1. 8. In the application, this input must be connected to VSS. 9. VSS1 and VSS2 must be connected together. 10. In the application, T2 must be left open circuit. C0 to C127 104 to 231 LCD column driver outputs R33 232 LCD row driver output; icon row R31 233 LCD row driver output R29 234 LCD row driver output R27 235 LCD row driver output R25 236 LCD row driver output R23 237 LCD row driver output R21 238 LCD row driver output R19 239 LCD row driver output R17 240 LCD row driver output R15 241 LCD row driver output R13 242 LCD row driver output R11 243 LCD row driver output R9 244 LCD row driver output R7 245 LCD row driver output R5 246 LCD row driver output R3 247 LCD row driver output R1 248 LCD row driver output SYMBOL PAD DESCRIPTION |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |