PCF8533 datasheet(19/36 Pages) PHILIPS

19 / 36 page

1999 Jul 30

Philips Semiconductors

Product speciﬁcation

Universal LCD driver for low multiplex rates

PCF8533

7.7

I2C-bus protocol

Two I2C-bus slave addresses (01110000 and 01110010)

are reserved for the PCF8533. The least significant bit of

the slave address that a PCF8533 will respond to is

defined by the level tied at its input SA0. The PCF8533 is

a write only device and will not respond to a read access.

Therefore, two types of PCF8533 can be distinguished on

the same I2C-bus which allows:

1. Up to 16 PCF8533s on the same I2C-bus for very large

LCD applications

2. The use of two types of LCD multiplex on the same

I2C-bus.

The I2C-bus protocol is shown in Fig.14. The sequence is

initiated with a START condition (S) from the I2C-bus

master which is followed by one of the two PCF8533 slave

addresses available. All PCF8533s with the corresponding

SA0 level acknowledge in parallel to the slave address, but

all PCF8533s with the alternative SA0 level ignore the

whole I2C-bus transfer.

After acknowledgement, a control byte follows which

defines if the next byte is RAM or command information.

The control byte also defines if the next following byte is a

control byte or further RAM/command data.

In this way it is possible to configure the device then fill the

display RAM with little overhead.

The command bytes and control bytes are also

acknowledged by all addressed PCF8533s connected to

the bus.

The display bytes are stored in the display RAM at the

address specified by the data pointer and the subaddress

counter. Both data pointer and subaddress counter are

automatically updated and the data is directed to the

intended PCF8533 device.

The acknowledgement after each byte is made only by the

(A0, A1 and A2) addressed PCF8533. After the last

display byte, the I2C-bus master issues a STOP

condition (P). Alternatively a START may be issued to

RESTART an I2C-bus access.

7.8

Command decoder

The command decoder identifies command bytes that

arrive on the I2C-bus. The five commands available to the

PCF8533 are defined in Table 5.

Fig.10 Bit transfer.

MBA607

data line

stable;

data valid

change

of data

allowed

SDA

SCL

PCF8533 Datasheet(PDF) 19 Page - NXP Semiconductors

PCF8533 Datasheet(HTML) 19 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

Datasheet Download

Link URL