AT83SND2CMP3 datasheet(35/97 Pages) ATMEL

35 / 97 page

AT83SND2CMP3

7524B–MP3–05/06

Table 36.

DAC Rigth Line Out Gain Register - DAC_RLOG (06h)

Reset Value = 00000000b

Table 37.

DAC Output Level Control Register - DAC_OLC (07h)

Reset Value = 00100010b

RLOG5

RLOG4

RLOG3

RLOG2

RLOG1

RLOG0

Bit

Number

Bit

Mnemonic

Description

7:6

Not used

5:0

RLOG 5:0

Right channel line out digital gain selector

RSHORT

ROLC2

RLOC1

RLOC0

LSHORT

LOLC2

LOLC1

LOLC0

Bit

Number

Bit

Mnemonic

Description

7RSHORT

Right channel short circuit indicator (persistent; after being set, bit is not

cleared automatically even after the short circuit is eliminated; must be

cleared by reset cycle or direct register write operation)

6:4

ROLC 2:0

Right channel output level control selector

3LSHORT

Left channel short circuit indicator (persistent; after being set, bit is not

cleared automatically even after the short circuit is eliminated; must be

cleared by reset cycle or direct register write operation)

2:0

LOLC 2:0

Left channel output level control selector

AT83SND2CMP3 Datasheet(PDF) 35 Page - ATMEL Corporation

AT83SND2CMP3 Datasheet(HTML) 35 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

Datasheet Download

Link URL