| Electronic Components Datasheet Search |
|
TMD2621 Datasheet(PDF) 29 Page - OSRAM GmbH |
|
|
|||||||||||||||||||||||||||||
TMD2621 Datasheet(HTML) 29 Page - OSRAM GmbH |
|
29 / 59 page ![]() Page 28 Datasheet, Public Document Feedback [v4-00] 2023-Apr-12 TMD2621 − Register O ver view RESET Register (Address 0xA8) Figure 41: RESET Register Addr: 0xA8 RESET Bit Bit Name Default Access Bit Description 7:4 Reserved 0000 RW Reserved. Must be set to default value. 3 INV_XRES 0 RW Inverts XRES pin input. 2ENAB_XRES 0 RW Enable XRES as a hardware reset pin. By default, level high triggers a device reset. 1 HARD_RESET 0 RW Perform a POR cycle when this bit is set. 0SOFT_RESET 0 RW Software Reset. Writing a ‘1’ triggers a reset of all I²C registers to default states, including SOFT_RESET bit itself. Due to the reset of PON, a running proximity is aborted and the oscillator is turned off. SOFT_RESET will not set POWER_ON_RESET status bit. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |