Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

DSP56366P Datasheet(PDF) 82 Page - Freescale Semiconductor, Inc

Part # DSP56366P
Description  24-Bit Audio Digital Signal Processor
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56366P Datasheet(HTML) 82 Page - Freescale Semiconductor, Inc

Back Button DSP56366P Datasheet HTML 78Page - Freescale Semiconductor, Inc DSP56366P Datasheet HTML 79Page - Freescale Semiconductor, Inc DSP56366P Datasheet HTML 80Page - Freescale Semiconductor, Inc DSP56366P Datasheet HTML 81Page - Freescale Semiconductor, Inc DSP56366P Datasheet HTML 82Page - Freescale Semiconductor, Inc DSP56366P Datasheet HTML 83Page - Freescale Semiconductor, Inc DSP56366P Datasheet HTML 84Page - Freescale Semiconductor, Inc DSP56366P Datasheet HTML 85Page - Freescale Semiconductor, Inc DSP56366P Datasheet HTML 86Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 110 page
background image
DSP56366 Technical Data, Rev. 3.1
3-56
Freescale Semiconductor
460
FST input (wl) setup time before TXC
falling edge
——
2.0
21.0
—
—
x ck
i ck
ns
461
FST input hold time after TXC falling
edge
——
4.0
0.0
—
—
x ck
i ck
ns
462
Flag output valid after TXC rising edge
—
—
—
—
32.0
18.0
x ck
i ck
ns
463
HCKR/HCKT clock cycle
—
—
40.0
—
ns
464
HCKT input rising edge to TXC output
—
—
—
27.5
ns
465
HCKR input rising edge to RXC output
—
—
—
27.5
ns
1 V
CC = 3.16 V ± 0.16 V; TJ = –40°C to +110°C, CL = 50 pF
2 i ck = internal clock
x ck = external clock
i ck a = internal clock, asynchronous mode
(asynchronous implies that TXC and RXC are two different clocks)
i ck s = internal clock, synchronous mode
(synchronous implies that TXC and RXC are the same clock)
3 bl = bit length
wl = word length
wr = word length relative
4 TXC(SCKT pin) = transmit clock
RXC(SCKR pin) = receive clock
FST(FST pin) = transmit frame sync
FSR(FSR pin) = receive frame sync
HCKT(HCKT pin) = transmit high frequency clock
HCKR(HCKR pin) = receive high frequency clock
5 For the internal clock, the external clock cycle is defined by Icyc and the ESAI control register.
6 The word-relative frame sync signal waveform relative to the clock operates in the same manner as the bit-length frame sync
signal waveform, but spreads from one serial clock before first bit clock (same as bit length frame sync signal), until the one
before last bit clock of the first word in frame.
7 Periodically sampled and not 100% tested
Table 3-22 Enhanced Serial Audio Interface Timing (continued)
No.
Characteristics1, 2, 3
Symbol
Expression
Min
Max
Condition4
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com