| Electronic Components Datasheet Search |
|
ADC3908CSSS Datasheet(PDF) 14 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
ADC3908CSSS Datasheet(HTML) 14 Page - Texas Instruments |
|
14 / 131 page ![]() 5.11 Output Interface Timing Diagram B0 B1 B8 B9 B0 B1 B8 B9 Sampling Clock Sample N tAD tPD DCLK Sample N D11 Sample N-1 Sample N+1 Input Signal D03 D02 D10 A9 A8 A1 A0 tDE TDCLK A9 A8 A1 A0 tDL DCLK tACQ tCONV Figure 5-1. Timing Diagram: 10-Bit DDR (Default: 10 Lanes) ADC3910D025, ADC3910D065, ADC3910D125 ADC3910S025, ADC3910S065, ADC3910S125 SBASAD1A – DECEMBER 2023 – REVISED MAY 2024 www.ti.com 14 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated Product Folder Links: ADC3910D025 ADC3910D065 ADC3910D125 ADC3910S025 ADC3910S065 ADC3910S125 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |