Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

34701 Datasheet(PDF) 13 Page - Freescale Semiconductor, Inc

Part # 34701
Description  1.5 A Switch-Mode Power Supply with Linear Regulator
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

34701 Datasheet(HTML) 13 Page - Freescale Semiconductor, Inc

Back Button 34701 Datasheet HTML 9Page - Freescale Semiconductor, Inc 34701 Datasheet HTML 10Page - Freescale Semiconductor, Inc 34701 Datasheet HTML 11Page - Freescale Semiconductor, Inc 34701 Datasheet HTML 12Page - Freescale Semiconductor, Inc 34701 Datasheet HTML 13Page - Freescale Semiconductor, Inc 34701 Datasheet HTML 14Page - Freescale Semiconductor, Inc 34701 Datasheet HTML 15Page - Freescale Semiconductor, Inc 34701 Datasheet HTML 16Page - Freescale Semiconductor, Inc 34701 Datasheet HTML 17Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 38 page
background image
Analog Integrated Circuit Device Data
Freescale Semiconductor
13
34701
ELECTRICAL CHARACTERISTICS
DYNAMIC ELECTRICAL CHARACTERISTICS
BOOST REGULATOR
Boost Regulator MOSFET Maximum ON Time (21)
tON
–24–
µs
Boost Regulator Control Loop Propagation Delay (21)
tBST_PD
–50–
ns
Boost Switching Node VBD Rise Time (21)
IBST = 20 mA
tB_RISE
–5.0
ns
Boost Switching Node VBD Fall Time (21)
IBST = 20 mA
tB_FALL
–3.0
ns
LINEAR REGULATOR (LDO)
Fault Condition Time-Out
tFAULT
7.0
10
15
ms
Retry Timer Cycle
tRet
70
100
150
ms
RESET MONITOR (RST)
Monitoring LFB Pin Delay
tD_RST_LFB
12–28
µs
Monitoring INV Pin Delay
tD_RST_INV
12–28
µs
SCA, SCL PIN, I2C BUS (STANDARD)
SCL Clock Frequency (21)
fSCL
100
kHz
Bus Free Time Between a STOP and a START Condition (21)
tBUF
4.7
µs
Hold Time (Repeated) START Condition (After this period, the first clock
pulse is generated.) (21)
tHD-STA
4.0
µs
Low Period of the SCL Clock (21)
tLOW
4.7
µs
High Period of the SCL Clock (21)
tHIGH
4.0
µs
SDA Fall Time from VIH_MAX to VIL_MIN, Bus Capacitance 10 pF to 400
pF, 3.0 mA Sink Current (21), (23)
tF
250
ns
Setup Time for a Repeated START Condition (21)
tSU-STA
4.7
µs
Data Hold Time for I2C Bus Devices (21), (22)
tHD-DAT
0.0
µs
Data Setup Time (21)
tSU-DAT
250
ns
Setup Time for STOP Condition (21)
tSU-STO
4.0
µs
Capacitive Load for Each Bus Line (21)
CB
400
pF
Notes
21.
Design information only. This parameter is not production tested.
22.
The device provides an internal hold time of at least 300 ns for the SDA signal (refer to the V
IH_MIN of the SCL signal) to bridge the
undefined region of the falling edge of SCL.
23.
VIH is High Level Voltage on I2C bus lines and VIL is Low Level Voltage on I2C bus lines
Table 4.
DYNAMIC ELECTRICAL CHARACTERISTICS (continued)
Characteristics noted under conditions -40°C TA 85°C unless otherwise noted. Input voltages VIN1 = VIN2 = 3.3 V using
the typical application circuit (see Figures 33) unless otherwise noted.
Characteristic
Symbol
Min
Typ
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com