XRT83SL38IB datasheet(21/88 Pages) EXAR

21 / 88 page

XRT83SL38

REV. 1.0.2

OCTAL T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

EQC4

EQC3

EQC2

EQC1

EQC0

RDY_DTACK

ALE_AS

RD_DS

WR_R/W

Equalizer Control Input 4 - Hardware mode

This pin together with pins EQC[3:0] is used to control the transmit pulse shaping,

transmit line build-out (LBO) and receive monitoring while operating at one of either the

T1, E1 or J1 clock rates/modes.

SEE”RECEIVE EQUALIZER CONTROL AND

TRANSMIT LINE BUILD-OUT SETTINGS” ON PAGE 30. for description of

Transmit Equalizer Control bits.

Equalizer Control Input 3

Equalizer Control Input 2

Equalizer Control Input 1

Equalizer Control Input 0

NOTES:

In Hardware mode all transmit channels share the same pulse setting

controls function.

All channels of an XRT83L38 must operate at the same clock rate, either the

T1, E1 or J1 modes.

In Host mode, these pins perform various microprocessor functions.

SEE”MICRO-

PROCESSOR INTERFACE” ON PAGE 12.

NOTE: Internally pulled “Low” with a 50k

Ω resistor.

RXTSEL

U11

Receiver Termination Select

In Hardware mode, when this pin is “Low” the receive line termination is determined

only by an external resistor. When “High”, the receive termination is realized by the

internal resistor or the combination of internal and external resistors. These conditions

are described in the table below.

NOTE: In Hardware mode all channels share the same RXTSEL control function.

In Host mode, the RXTSEL_n bits in the channel control registers determine if the

receiver termination is external or internal. However, the function of RXTSEL can be

transferred to the Hardware pin by setting the TERCNTL bit (bit 6) to “1” in the register

address hex 0x82.

NOTE: This pin is internally pulled “Low” with a 50k

Ω resistor.

TXTSEL

V11

Transmit Termination Select - Hardware Mode

When this pin is “Low” the transmit line termination is determined only by an external

resistor. When “High”, the transmit termination is realized only by the internal resistor.

NOTES:

This pin is internally pulled “Low” with a 50k

Ω resistor.

In Hardware mode all channels share the same TXTSEL control function.

SIGNAL NAME

LEAD #TYPE

DESCRIPTION

RXTSEL

RX Termination

External

Internal

TXTSEL

TX Termination

External

Internal

XRT83SL38IB Datasheet(PDF) 21 Page - Exar Corporation

XRT83SL38IB Datasheet(HTML) 21 Page - Exar Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datasheet Download

Link URL