NAND512R3A2C datasheet(23/51 Pages) STMICROELECTRONICS

23 / 51 page

NAND512-A2C

Device operations

23/51

6.3

Page Program

The Page Program operation is the standard operation to program data to the memory

array.

The main area of the memory array is programmed by page, however partial page

programming is allowed where any number of bytes (1 to 528) or words (1 to 264) can be

programmed.

The maximum number of consecutive partial page program operations allowed in the same

page is three. After exceeding this a Block Erase command must be issued before any

further program operations can take place in that page.

Before starting a Page Program operation a Pointer operation can be performed to point to

the area to be programmed. Refer to the Section 6.1: Pointer operations and Figure 7 for

details.

Each Page Program operation consists of five steps (see Figure 10):

One bus cycle is required to setup the Page Program command

Four bus cycles are then required to input the program address (refer to Table 6 and

Table 7)

The data is then input (up to 528 Bytes/ 264 Words) and loaded into the Page Buffer

One bus cycle is required to issue the confirm command to start the P/E/R Controller.

The P/E/R Controller then programs the data into the array.

Once the program operation has started the Status Register can be read using the Read

Status Register command. During program operations the Status Register will only flag

errors for bits set to '1' that have not been successfully programmed to '0'.

During the program operation, only the Read Status Register and Reset commands will be

accepted, all other commands will be ignored.

Once the program operation has completed the P/E/R Controller bit SR6 is set to ‘1’ and the

Ready/Busy signal goes High.

The device remains in Read Status Register mode until another valid command is written to

the Command Interface.

Figure 10.

Page Program operation

Before starting a Page Program operation a Pointer operation can be performed. Refer to Section 6.1: Pointer operations

for details.

I/O

Address Inputs

SR0

ai07566

Data Input

10h

70h

80h

Page Program

Setup Code

Confirm

Code

Read Status Register

Busy

tBLBH2

(Program Busy time)

NAND512R3A2C Datasheet(PDF) 23 Page - STMicroelectronics

NAND512R3A2C Datasheet(HTML) 23 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

Datasheet Download

Link URL