| Electronic Components Datasheet Search |
|
CS44800 Datasheet(PDF) 18 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS44800 Datasheet(HTML) 18 Page - Cirrus Logic |
|
18 / 80 page ![]() 18 DS632F1 CS44800 GPIO2 33 General Purpose Input, Output (Input/Output) - This pin is configured as an input follow- ing a RST condition. It can be configured as a general purpose input or output which can be individually controlled by the Host Controller. GPIO1 34 General Purpose Input, Output (Input/Output) - This pin is configured as an input follow- ing a RST condition. It can be configured as a general purpose input or output which can be individually controlled by the Host Controller. GPIO0 35 General Purpose Input, Output (Input/Output) - This pin is configured as an input follow- ing a RST condition. It can be configured as a general purpose input or output which can be individually controlled by the Host Controller. PSR_MCLK 49 Power Supply Rejection Master Clock (Output) - Master audio clock for external PSR ADC (CS4461). PSR_DATAL 50 Power Supply Rejection Input Serial Data (Input) - Input for serial audio data from external PSR ADC (CS4461). PSR_SYNC 51 Power Supply Rejection Sync Clock (Input) - Synchronization signal for external PSR ADC (CS4461). PSR_RESET 52 Power Supply Rejection Reset (Output) - The reset pin for the external Power Supply Rejection circuitry. PSR_EN 2 Power Supply Rejection Enable (Output) - The enable pin for the external Power Supply Rejection circuitry. PWMOUTA1+ PWMOUTA1- PWMOUTB1+ PWMOUTB1- PWMOUTA2+ PWMOUTA2- PWMOUTB2+ PWMOUTB2- PWMOUTA3+ PWMOUTA3- PWMOUTB3+ PWMOUTB3- PWMOUTA4+ PWMOUTA4- PWMOUTB4+ PWMOUTB4- 64 63 61 60 58 57 55 54 47 46 44 43 41 40 38 37 PWM Output (Output) - PWM control signals for the Class D amplifier backend. VDX 7 Crystal Power (Input) - Positive power supply for the Crystal section. VD 19, 27 Digital Power (Input) - Positive power supply for the digital section. VLC 17 Host Interface Power (Input) - Determines the required signal level for the digital input/output signals for the host interface. VLS 16 Digital Audio Interface Power (Input) - Determines the required signal level for the digital input signals for the digital audio interface. VDP 39, 45, 56, 62 PWM Interface Power (Input) - Determines the required signal level for the digital input/output signals for the PWM and GPIO interface. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |