PN511 datasheet(6/22 Pages) NXP

6 / 22 page

082733

Product short data sheet

Rev. 3.3 — 13 June 2007

6 of 22

NXP Semiconductors

PN511

Transmission Module

Fig 1.

PN511 Block diagram

8 bit Parallel, SPI, UART, I2C Interface Control

(incl. Automatic Interface Detection & Synchronisation)

Control Register Bank

64 Byte FIFO

Serial Data Switch

Parallel/Seriell Converter

Programable Timer

D0 to D7

A0 to A5

ALE

NWR NRD

NCS

MIFARE Classic Unit

Bit Counter

Parity Generation & Check

Frame Generation & Check

CRC16

Generation & Check

Power Down

Control

Command Register

State Machine

Reset

Control

DVDD

DVSS

NRSTPD

Bit Decoding

Bit Coding

SIGIN

SIGOUT

Transmitter Control

TX1

TX2

TVSS

TVDD

FIFO Control

Q-Clock

Generation

Oscillator

OSCIN

OSCOUT

Q-Channel

Amplifier

Q-Channel

Demodulator

I-Channel

Demodulator

A/D Converter

Amplitude

Rating

I-Channel

Amplifier

Reference

Voltage

VMID

Analog Test

MUX and

DAC

AUX1,2

Interrupt Control

Voltage

Monitor

Power On

Detect

IRQ

Clock

Generation,

Filtering and

Distribution

RF Level

Detector

Card Mode Detector

PVDD

PVSS

Random Number Generator

RF clock

recovery

AVDD

AVSS

Temperature

Sensor

LOADMOD

PN511 Datasheet(PDF) 6 Page - NXP Semiconductors

PN511 Datasheet(HTML) 6 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22

Datasheet Download

Link URL