Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

LM98640CVAL Datasheet(PDF) 47 Page - Texas Instruments

Part # LM98640CVAL
Description  LM98640QML-SP Radiation Hardness Assured (RHA), Dual Channel, 14-Bit, 40-MSPS Analog Front End With LVDS Output
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

LM98640CVAL Datasheet(HTML) 47 Page - Texas Instruments

Back Button LM98640CVAL Datasheet HTML 43Page - Texas Instruments LM98640CVAL Datasheet HTML 44Page - Texas Instruments LM98640CVAL Datasheet HTML 45Page - Texas Instruments LM98640CVAL Datasheet HTML 46Page - Texas Instruments LM98640CVAL Datasheet HTML 47Page - Texas Instruments LM98640CVAL Datasheet HTML 48Page - Texas Instruments LM98640CVAL Datasheet HTML 49Page - Texas Instruments LM98640CVAL Datasheet HTML 50Page - Texas Instruments LM98640CVAL Datasheet HTML 51Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 55 page
background image
Image Processor/
ASIC
V
A
VA
3.3V
+
1.8V
+
4.7
F
4.7
F
VD
0.1 µF
0.1 µF
VD
VA
VD
0.1 µ
0.1 µF
100
CCD
Sensor
and
Output
Signal
Buffers
CCD Clock
Drivers
0.1 µF
0.1 µF
VCOM1
VDD33
VDD33
VSS33
VSS33
OS1-
OS1+
VSS33
VCLP
VSS33
OS2+
OS2-
VSS33
VSS33
VDD33
VDD33
VCOM2
ATB0
VDD18
VSS18
TXCLK-
TXCLK+
TXOUT0-
TXOUT0+
TXOUT1-
TXOUT1+
TXOUT2-
TXOUT2+
TXOUT3-
TXOUT3+
TXFRM-
TXFRM+
VSS18
VDD18
LM98640QML-SP
CCD Timing Output Bus
Serial Interface and
Device Control Bus
VA
10 k
VA
Pins 2,3
VA
Pins 15,16
VA
Pin 22
VA
Pin 23
VD
Pin 32
VD
Pin 35
VD
Pin 50
VD
Pins 53,54
Pins 4,5
Pins 13,14
Pin 21
Pin 24
Pin 31
Pin 36
Pin 49
Pins 55,56
0.1
F
VA
Pin 60
VA
Pin 61
Pin 59
Pin 62
0.1 µF
0.1 µF
0.1 µF
VREFBG
Pin 65
0.1 µF
0.1 µF
0.1 µF
0.1 µF
0.1 µF
0.1 µF
0.1 µF
0.1 µF
0.1 µF
0.1 µF
47
LM98640QML-SP
www.ti.com
SNAS461G – MAY 2010 – REVISED NOVEMBER 2018
Product Folder Links: LM98640QML-SP
Submit Documentation Feedback
Copyright © 2010–2018, Texas Instruments Incorporated
8.2 Typical Application
8.2.1 Sample/Hold Mode
Figure 29. Typical CDS Mode Application Diagram
8.3 Initialization Set Up
1. Power up supply voltages VDD33 and VDD18.
2. Apply signal to INCLK.
3. Write all configuration registers. Be sure to set the INCLK Range (2x05) and Sample & Hold (0x06) for the
INCLK frequency used.
4. Write the Test & Scan register (3x0D) before the Clock Monitor register (0x09).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com