Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

ST10F271Z1 Datasheet(PDF) 178 Page - STMicroelectronics

Part # ST10F271Z1
Description  16-bit MCU with 128 Kbyte Flash memory and 12 Kbyte RAM
PDF  185 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F271Z1 Datasheet(HTML) 178 Page - STMicroelectronics

Back Button ST10F271Z1 Datasheet HTML 174Page - STMicroelectronics ST10F271Z1 Datasheet HTML 175Page - STMicroelectronics ST10F271Z1 Datasheet HTML 176Page - STMicroelectronics ST10F271Z1 Datasheet HTML 177Page - STMicroelectronics ST10F271Z1 Datasheet HTML 178Page - STMicroelectronics ST10F271Z1 Datasheet HTML 179Page - STMicroelectronics ST10F271Z1 Datasheet HTML 180Page - STMicroelectronics ST10F271Z1 Datasheet HTML 181Page - STMicroelectronics ST10F271Z1 Datasheet HTML 182Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 178 / 185 page
background image
Electrical characteristics
ST10F271Z1
178/185
25.8.20
High-speed synchronous serial interface (SSC) timing
Master mode
VDD = 5 V ±10%, VSS = 0 V, TA = -40 to +125 °C, CL = 50 pF
Table 82.
SSC master mode timings
Symbol
Parameter
Max. baudrate 6.6 MBd
(1)@f
CPU = 40 MHz
(<SSCBR> = 0002h)
Variable baudrate
(<SSCBR> = 0001h -
FFFFh)
Unit
min.
max.
min.
max.
t300
CC SSC clock cycle time(2))
150
150
8TCL
262144 TCL
ns
t301
CC SSC clock high time
63
–
t300 / 2 – 12
–
ns
t302
CC SSC clock low time
63
–
t300 / 2 – 12
–
ns
t303
CC SSC clock rise time
–
10
–
10
ns
t304
CC SSC clock fall time
–
10
–
10
ns
t305
CC Write data valid after shift edge
–
15
–
15
ns
t306
CC Write data hold after shift edge(3)
– 2
–
– 2
–
ns
t307p
SR
Read data setup time before latch
edge, phase error detection on
(SSCPEN = 1)
37.5
–
2TCL + 12.5
–
ns
t308p
SR
Read data hold time after latch
edge, phase error detection on
(SSCPEN = 1)
50
–
4TCL
–
ns
t307
SR
Read data setup time before latch
edge, phase error detection off
(SSCPEN = 0)
25
–
2TCL
–
ns
t308
SR
Read data hold time after latch
edge, phase error detection off
(SSCPEN = 0)
0–0
–
ns
1.
Maximum Baudrate is in reality 8Mbaud, that can be reached with 64 MHz CPU clock and <SSCBR> set to ‘3h’, or with
48 MHz CPU clock and <SSCBR> set to ‘2h’. When 40 MHz CPU clock is used the maximum baudrate cannot be higher
than 6.6 Mbaud (<SSCBR> = ‘2h’) due to the limited granularity of <SSCBR>. Value ‘1h’ for <SSCBR> can be used only
with CPU clock equal to (or lower than) 32 MHz.
2.
Formula for SSC clock cycle time: t300 = 4 TCL x (<SSCBR> + 1) Where <SSCBR> represents the content of the SSC
Baudrate register, taken as unsigned 16-bit integer. Minimum limit allowed for t300 is 125 ns (corresponding to 8Mbaud).
3.
Partially tested, guaranteed by design characterization.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com