| Electronic Components Datasheet Search |
|
STM32WB10CCU5 Datasheet(PDF) 94 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32WB10CCU5 Datasheet(HTML) 94 Page - STMicroelectronics |
|
94 / 110 page ![]() Electrical characteristics STM32WB10CC 94/110 DS13259 Rev 2 Table 68. ADC accuracy(1)(2)(3) Symbol Parameter Conditions(4) Min Typ Max Unit ET Total unadjusted error VDDA = 3 V, fADC = 35 MHz, fs ≤ 2.5 Msps, TA = 25 °C -3 4 LSB 2.0 V < VDDA < 3.6 V, fADC = 35 MHz, fs ≤ 2.5 Msps, TA = entire range -3 6.5 EO Offset error VDDA = 3 V, fADC = 35 MHz, fs ≤ 2.5 Msps, TA = 25 °C -1.5 2 2.0 V < VDDA < 3.6 V, fADC = 35 MHz, fs ≤ 2.5 Msps, TA = entire range -1.5 4.5 EG Gain error VDDA = 3 V, fADC = 35 MHz, fs ≤ 2.5 Msps, TA = 25 °C -3 3.5 2.0 V < VDDA < 3.6 V, fADC = 35 MHz, fs ≤ 2.5 Msps, TA = entire range -3 5 ED Differential linearity error VDDA = 3 V, fADC = 35 MHz, fs ≤ 2.5 Msps, TA = 25 °C -1.2 1.5 2.0 V < VDDA < 3.6 V, fADC = 35 MHz, fs ≤ 2.5 Msps, TA = entire range -1.2 1.5 EL Integral linearity error VDDA = 3 V, fADC = 35 MHz, fs ≤ 2.5 Msps, TA = 25 °C -2.5 3 2.0 V < VDDA < 3.6 V, fADC = 35 MHz, fs ≤ 2.5 Msps, TA = entire range -2.5 3 ENOB Effective number of bits VDDA = 3 V, fADC = 35 MHz, fs ≤ 2.5 Msps, TA = 25 °C 10.1 10.2 - bit 2.0 V < VDDA < 3.6 V, fADC = 35 MHz, fs ≤ 2.5 Msps, TA = entire range 9.6 10.2 - SINAD Signal-to-noise and distortion ratio VDDA = 3 V, fADC = 35 MHz, fs ≤ 2.5 Msps, TA = 25 °C 62.5 63.0 - dB 2.0 V < VDDA < 3.6 V, fADC = 35 MHz, fs ≤ 2.5 Msps, TA = entire range 59.5 63.0 - SNR Signal-to-noise ratio VDDA = 3 V, fADC = 35 MHz, fs ≤ 2.5 Msps, TA = 25 °C 63.0 64.0 - 2.0 V < VDDA < 3.6 V, fADC = 35 MHz, fs ≤ 2.5 Msps, TA = entire range 60.0 64.0 - THD Total harmonic distortion VDDA = 3 V, fADC = 35 MHz, fs ≤ 2.5 Msps, TA = 25 °C --74 -73 2.0 V < VDDA < 3.6 V, fADC = 35 MHz, fs ≤ 2.5 Msps, TA = entire range --74 -70 1. Based on characterization results, not tested in production. 2. ADC DC accuracy values are measured after internal calibration. 3. Injecting negative current on any analog input pin significantly reduces the accuracy of A-to-D conversion of signal on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins susceptible to receive negative current. 4. I/O analog switch voltage booster is enabled (BOOSTEN = 1 in the SYSCFG_CFGR1) when VDDA < 2.4 V and disabled when VDDA ≥ 2.4 V. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |