This is information on a product in full production.

January 2014

DocID1938 Rev 2

1/14

M74HC280

9-bit parity generator

Datasheet

- production data

Features

• High-speed:

tPD = 22 ns (typ.) at VCC = 6 V

• Low power dissipation:

ICC = 4 μA (max.) at TA = 25 °C

• High noise immunity:

VNIH = VNIH = 28 % VCC (min)

• Symmetrical output impedance:

|IOH| = IOL = 4 mA (min.)

• Balanced propagation delays:

tPLH ≅ tPHL

• Wide operating voltage range:

VCC (opr) = 2 V to 6 V

• Pin and function compatible with 74 series 280

• ESD performance

–HBM: 2 kV

– MM: 200 V

–CDM: 1 kV

Description

The M74HC280 is a high-speed CMOS 9-bit

parity generator fabricated with silicon gate

C2MOS technology.

It is composed of nine data inputs (A to I) and

odd/even parity outputs (ΣODD and ΣEVEN). The

nine data inputs control the output conditions.

When the number of high-level inputs is odd,

ΣODD outputs are kept high and ΣEVEN outputs

are kept low. Conversely, when the number of

high-level outputs is even, ΣEVEN outputs are

kept high and ΣODD outputs are kept low. The IC

generates either odd or even parity making the

application flexible. The word-length capability is

easily expanded by cascading.

All inputs are equipped with protection circuits

against static discharge and transient excess

voltage.

SO14

TSSOP14

Table 1. Device summary

Order code

Temp. range

Package

Packing

Marking

M74HC280RM13TR

-55 °C to 125 °C

S014

Tape and reel

74HC280

M74HC280YRM13TR(1)

1. Qualification and characterization according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC

Q001 and Q002 or equivalent.

-40 °C to 125 °C

SO14 (automotive grade)

74HC280Y

M74HC280TTR

-55 °C to 125 °C

TSSOP14

HC280

M74HC280YTTR(1)

-40 °C to 125 °C

TSSOP14 (automotive grade)

HC280Y

www.st.com