IS25LE512MG-RGLA2:PTY datasheet(70/194 Pages) ISSI

70 / 194 page

IS25LE512MG

IS25WE512MG

Integrated Silicon Solution, Inc.- www.issi.com

Rev. A6

10/02/2025

Figure 8.9 Fast Read Dual I/O AX Read Sequence (BBh [EXTADD=0], 3-byte address)

CE#

SCK

3-byte Address

...

Mode 3

Mode 0

...

IO0

IO1

4 Dummy Cycles

Data Out 1

Mode Bits

...

Data Out 2

...

Notes:

1. If the mode bits=AXh (where X is don’t care), it will keep executing the AX read mode (without command). When the

mode bits are different from AXh, the device exits the AX read operation.

2. Number of dummy cycles depends on clock speed. Detailed information in Table 6.11 Read Dummy Cycles.

3. Sufficient dummy cycles are required to avoid I/O contention. If the number of dummy cycles and AX bits cycles

are same, then X should be Hi-Z.

Figure 8.10 Fast Read Dual I/O AX Read Sequence (BBh [EXTADD=1] or BCh, 4-byte address)

CE#

SCK

4-byte Address

...

Mode 3

Mode 0

...

IO0

IO1

4 Dummy Cycles

Data Out 1

Mode Bits

...

Data Out 2

...

Notes:

1. If the mode bits=AXh (where X is don’t care), it will keep executing the AX read mode (without command). When the

mode bits are different from AXh, the device exits the AX read operation.

2. Number of dummy cycles depends on clock speed. Detailed information in Table 6.11 Read Dummy Cycles.

3. Sufficient dummy cycles are required to avoid I/O contention. If the number of dummy cycles and AX bits cycles

are same, then X should be Hi-Z.

IS25LE512MG-RGLA2:PTY Datasheet(PDF) 70 Page - Integrated Silicon Solution, Inc

IS25LE512MG-RGLA2:PTY Datasheet(HTML) 70 Page - Integrated Silicon Solution, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL