Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

DS1284Q/T Datasheet(PDF) 14 Page - Dallas Semiconductor

Part # DS1284Q/T
Description  Watchdog Timekeepers
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DALLAS [Dallas Semiconductor]
Direct Link  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS1284Q/T Datasheet(HTML) 14 Page - Dallas Semiconductor

Back Button DS1284Q/T Datasheet HTML 10Page - Dallas Semiconductor DS1284Q/T Datasheet HTML 11Page - Dallas Semiconductor DS1284Q/T Datasheet HTML 12Page - Dallas Semiconductor DS1284Q/T Datasheet HTML 13Page - Dallas Semiconductor DS1284Q/T Datasheet HTML 14Page - Dallas Semiconductor DS1284Q/T Datasheet HTML 15Page - Dallas Semiconductor DS1284Q/T Datasheet HTML 16Page - Dallas Semiconductor DS1284Q/T Datasheet HTML 17Page - Dallas Semiconductor DS1284Q/T Datasheet HTML 18Page - Dallas Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 14 / 18 page
background image
DS1284/DS1286
14 of 18
NOTES:
1.
WE is high for a read cycle.
2.
OE = VIH or VIL. If OE = VIH during write cycle, the output buffers remain in a high-impedance state.
3. tWP is specified as the logical AND of CE and WE. tWP is measured from the latter of CE or WE going
low to the earlier of
CE or WE going high.
4. tDS or tDH are measured from the earlier of CE or WE going high.
5. tDH is measured from WE going high. If CE is used to terminate the write cycle, then tDH = 20ns.
6. If the
CE low transition occurs simultaneously with or later than the WE low transition in write cycle
1, the output buffers remain in a high-impedance state during this period.
7. If the
CE high transition occurs prior to or simultaneously with the WE high transition, the output
buffers remain in a high-impedance state during this period.
8. If
WE is low or the WE low transition occurs prior to or simultaneously with the CE low transition,
the output buffers remain in a high-impedance state during this period.
9. Each DS1284/DS1286 is marked with a four-digit date code AABB. AA designates the year of
manufacture. BB designates the week of manufacture. The expected tDR is defined as starting at the
date of manufacture.
10. All voltages are referenced to ground.
11. Applies to both interrupt pins when the alarms are set to pulse.
12. Interrupt output occurs within 100ns on the alarm condition existing.
13.
RTC modules can be successfully processed through conventional wave-soldering techniques as long
as temperature exposure to the lithium energy source contained within does not exceed +85°C.
However, post-solder cleaning with water-washing techniques is acceptable, provided that ultrasonic
vibrations are not used to prevent crystal damage.
AC TEST CONDITIONS
Output Load: 100pF + 1TTL Gate
Input Pulse Levels: 0 to 3.0V
Timing Measurement Reference Levels
Input: 1.5V
Output: 1.5V
Input Pulse Rise and Fall Times: 5ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com