
W144
Document #: 38-07153 Rev. *B
Page 13 of 14
© Cypress Semiconductor Corporation, 2004. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use
of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize
its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress
Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.
Package Drawing and Dimension
Intel is a registered trademark of Intel Corporation. Purchase of I2C components from Cypress, or one of its sublicensed
Associated Companies, conveys a license under the Philips I2C Patent Rights to use these components in an I2C system,
provided that the system conforms to the I2C Standard Specification as defined by Philips. All product and company names
mentioned in this document are the trademarks of their respective holders.
fST
Frequency Stabilization
from Power-up (cold
start)
Assumes full supply voltage reached within 1 ms from
power-up. Short cycles exist prior to frequency stabili-
zation.
––3
ms
Zo
AC Output Impedance
Average value during switching transition. Used for
determining series termination value.
–40
–
Ω
Ordering Information
Ordering Code
Package Type
W144H
48-Pin SSOP (300-mil)
W144HT
48-Pin SSOP (300-mil) – Tape and Reel
24-MHz Clock Output (Lump Capacitance Test Load = 20 pF= 66.6/100 MHz (continued)
Parameter
Description
Test Condition/Comments
CPU = 66.6/100.2 MHz
Unit
Min.
Typ.
Max.
48-Lead Shrunk Small Outline Package O48
51-85061-*C