Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

M45PE40-VMP6TP Datasheet(PDF) 14 Page - Numonyx B.V

Part # M45PE40-VMP6TP
Description  4 Mbit, low voltage, Page-Erasable Serial Flash memory with byte-alterability and a 50 MHz SPI bus interface
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NUMONYX [Numonyx B.V]
Direct Link  http://www.numonyx.com
Logo NUMONYX - Numonyx B.V

M45PE40-VMP6TP Datasheet(HTML) 14 Page - Numonyx B.V

Back Button M45PE40-VMP6TP Datasheet HTML 10Page - Numonyx B.V M45PE40-VMP6TP Datasheet HTML 11Page - Numonyx B.V M45PE40-VMP6TP Datasheet HTML 12Page - Numonyx B.V M45PE40-VMP6TP Datasheet HTML 13Page - Numonyx B.V M45PE40-VMP6TP Datasheet HTML 14Page - Numonyx B.V M45PE40-VMP6TP Datasheet HTML 15Page - Numonyx B.V M45PE40-VMP6TP Datasheet HTML 16Page - Numonyx B.V M45PE40-VMP6TP Datasheet HTML 17Page - Numonyx B.V M45PE40-VMP6TP Datasheet HTML 18Page - Numonyx B.V Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 46 page
background image
Operating features
M45PE40
14/46
4.7
Status Register
The Status Register contains two status bits that can be read by the Read Status Register
(RDSR) instruction. See Section 6.4: Read Status Register (RDSR) for a detailed
description of the Status Register bits.
4.8
Protection modes
The environments where non-volatile memory devices are used can be very noisy. No SPI
device can operate correctly in the presence of excessive noise. To help combat this, the
M45PE40 features the following data protection mechanisms:
Power On Reset and an internal timer (tPUW) can provide protection against inadvertent
changes while the power supply is outside the operating specification.
Program, Erase and Write instructions are checked that they consist of a number of
clock pulses that is a multiple of eight, before they are accepted for execution.
All instructions that modify data must be preceded by a Write Enable (WREN)
instruction to set the Write Enable Latch (WEL) bit. This bit is returned to its reset state
by the following events:
–Power-up
Reset (RESET) driven Low
Write Disable (WRDI) instruction completion
Page Write (PW) instruction completion
Page Program (PP) instruction completion
Page Erase (PE) instruction completion
Sector Erase (SE) instruction completion
The Hardware Protected mode is entered when Write Protect (W) is driven Low,
causing the first 256 pages of memory to become read-only. When Write Protect (W) is
driven High, the first 256 pages of memory behave like the other pages of memory
The Reset (Reset) signal can be driven Low to protect the contents of the memory
during any critical time, not just during Power-up and Power-down.
In addition to the low power consumption feature, the Deep Power-down mode offers
extra software protection from inadvertent Write, Program and Erase instructions while
the device is not in active use.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com