PSD501B1 datasheet(6/153 Pages) STMICROELECTRONICS

6 / 153 page

PSD5XX Family

2.0

Key Features

Introduction

(cont.)

The Power Management Unit (PMU) of the PSD5XX enables the user to control the

power consumption on selected functional blocks, based on system requirements. For

microcontrollers that do not generate a chip select input for the PSD, the Automatic

Power-Down (APD) unit of the PMU can be setup to enable the PSD to enter Power Down

or Sleep Mode, based on the inactivity of ALE (or AS).

Implementing your design has never been easier than with PSDsoft—WSI’s software

development suite. Using PSDsoft, you can do the following:

• Configure your PSD5XX to work with virtually any microcontroller

• Specify what you want implemented in the programmable logic using a design file

• Simulate your design

• Download your design to the part using a programmer.

t Single-chip programmable peripheral for microcontroller-based applications

t 256K to 1 Mbit of UV EPROM with the following features:

• Configurable as 32, 64, or 128 K x 8; or as 16, 32, or 64 K x 16

• Divided into four equally-sized mappable blocks for optimized address mapping

• As fast as 70 ns access time, which includes address decoding

• Built-in Zero-power technology

t 16 Kbits SRAM is configurable as 2K x 8 or 1K x 16. The access time can be

as quick as 70 ns, including address decoding. The contents of the SRAM can be

battery-backed by connecting a battery to the Vstby pin. The SRAM was also designed

using Zero-power technology

t 40 I/O pins (divided into five 8-bit ports) that can be individually configured for:

• Standard MCU I/O

• PLD/macrocell I/O

• Latched address output

• High-order address inputs

• Special function I/O

• Open-drain output

t Three Zero-power Programmable Logic Devices (ZPLDs): the Decode PLD (DPLD), the

General-purpose PLD (GPLD), and the Peripheral PLD (PPLD) can be used for:

• Up to 61 input and 140 output product terms

• 24 Macrocells and I/O

• Decode up to 16 MB of address

• State machines and state logic

• Generate external signals (chip selects, bus interface, etc.)

t Microcontroller logic that eliminates the need for external “glue logic” has the following

features:

• Ability to interface to multiplexed and non-multiplexed buses

• Built-in address latches for multiplexed address/data bus

• ALE and Reset polarity are programmable

• Multiple configurations are possible for interface to many different microcontrollers

t Four 16-bit Counter/Timers that have five modes of operation and can be controlled by

the PPLD macrocells. Modes of operation are: pulse and waveform generation, time

capture, event counting, and a watchdog timer (real time clock).

t Eight input priority encoded Interrupt Controller. Four interrupts are generated by

the PPLD and are user defined. The other four interrupts are generated by the

Counter/Timer’s terminal count flags. Each interrupt can be individually masked and

configured as edge or level sensitive.

t Page logic is connected to the ZPLDs and expands the MCU address space to up to

16 times

PSD501B1 Datasheet(PDF) 6 Page - STMicroelectronics

PSD501B1 Datasheet(HTML) 6 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL