ST20C2 datasheet(74/212 Pages) STMICROELECTRONICS

74 / 212 page

dist

74/212

dist

disable timer

Code: 22 FE

Description: Disable a timer guard in an alternative sequence. Areg is the offset

from the byte following the

altend to the start of the guarded process, Breg is the

boolean guard and Creg is the time after which this guard will be ready. If this is the

first ready guard then the value in Areg is stored in pw.Temp, and Areg is set to

true.

Note that this instruction should be used as part of an alternative sequence following a

taltwt instruction.

Definition:

if (Breg

= false)– boolean guard is false

Areg

′← false

else if (word[Wptr @ pw.TLink]

= TimeNotSet.p)

– no timer is ready

Areg

′← false

else if (word[Wptr @ pw.TLink]

= TimeSet.p)

–

a timer is ready

{

if not (word[Wptr @ pw.Time] after Creg)

– but not this one

Areg

′← false

else if (word[Wptr @ pw.Temp]

= NoneSelected.o)

– this is the first ready guard

{

word

′[Wptr @ pw.Temp]

← Areg

Areg

′← true

}

else

– a previous guard selected

Areg

′← false

}

else

Areg

′← false

Remove this process from the timer list

Breg

′← undefined

Creg

′← undefined

Error signals: none

Comments:

Secondar y instruction.

Instruction is interruptible.

Uses the pw.Temp slot in the process workspace.

ST20C2 Datasheet(PDF) 74 Page - STMicroelectronics

ST20C2 Datasheet(HTML) 74 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL