| Electronic Components Datasheet Search |
|
STA323W Datasheet(PDF) 72 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA323W Datasheet(HTML) 72 Page - STMicroelectronics |
|
72 / 77 page ![]() User-programmable settings STA323W 72/77 8.10.3 PLL unlock indicator Under normal conditions (with the correct clock) the PLL is locked into an internal clocking frequency. However, if the clock is insufficient or if it is abruptly lost, the PLL lock state is lost and this information is relayed to the user via setting the PLLUL bit of the Status register to 1. As soon as the PLL reverts back to a locked state, this bit is set to 0. Table 73. PLL unlock indicator Bit R/W RST Name Description 7RO 0 PLLUL 0: normal operation (PLL is in a locked state) 1: PLL unlock is detected (due to probable clock loss) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |