STPC12GDYI datasheet(50/111 Pages) STMICROELECTRONICS

50 / 111 page

ELECTRICAL SPECIFICATIONS

50/111

Issue 1.0 - July 24, 2002

4.5.3. SDRAM INTERFACE

Figure 4-5, Table 4-10, Table 4-11 lists the AC

characteristics of the SDRAM interface. The

MCLKx clocks are the input clock of the SDRAM

devices.

The PC100 memory is recommended to reach

90MHz operation.

Figure 4-5. SDRAM Timing Diagram

MCLKI

STPC.output

STPC.input

MCLKx

Tdelay

Tsetup

Thold

Toutput (min)

Toutput (max)

Tcycle

Thigh

Tlow

Table 4-10. SDRAM Bus AC Timings - Commercial Temperature Range

Name

Parameter

Min

Typ

Max

Unit

Tcycle

MCLKI Cycle Time

Thigh

MCLKI High Time

Tlow

MCLKI Low Time

MCLKI Rising Time

MCLKI Falling Time

Tdelay

MCLKx to MCLKI delay

2.1

Toutput

MCLKI to RAS# Valid

1.6

5.2

MCLKI to CAS# Valid

1.6

5.2

MCLKI to CS# Valid

1.6

5.2

MCLKI to DQM[ ] Outputs Valid

1.35

5.2

MCLKI to MD[ ] Outputs Valid

1.35

5.2

MCLKI to MA[ ] Outputs Valid

1.6

5.2

MCLKI to MWE# Valid

1.6

5.2

Tsetup

MD[63:0] setup to MCKLI

7.5

Thold

MD[63:0] hold from MCKLI

-0.36

Note: These timings are for a load of 50pF, part running at 100MHz and ReadCLK not activated

STPC12GDYI Datasheet(PDF) 50 Page - STMicroelectronics

STPC12GDYI Datasheet(HTML) 50 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL