Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

L6756D Datasheet(PDF) 26 Page - STMicroelectronics

Part # L6756D
Description  2/3/4 phase buck controller for VR10, VR11 and VR11.1 processor applications
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L6756D Datasheet(HTML) 26 Page - STMicroelectronics

Back Button L6756D Datasheet HTML 22Page - STMicroelectronics L6756D Datasheet HTML 23Page - STMicroelectronics L6756D Datasheet HTML 24Page - STMicroelectronics L6756D Datasheet HTML 25Page - STMicroelectronics L6756D Datasheet HTML 26Page - STMicroelectronics L6756D Datasheet HTML 27Page - STMicroelectronics L6756D Datasheet HTML 28Page - STMicroelectronics L6756D Datasheet HTML 29Page - STMicroelectronics L6756D Datasheet HTML 30Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 36 page
background image
Output voltage monitoring and protections
L6756D
26/36
6
Output voltage monitoring and protections
L6756D monitors through pin VSEN the regulated voltage in order to manage OV and UV.
The device shows different thresholds when in different operative conditions but the
behavior in response to a protection event is still the same as described below.
6.1
Overvoltage
Once VCC crosses the turn-ON threshold and the device is enabled (EN = 1), L6756D
provides an overvoltage protection by sensing the regulated voltage through VSEN: when it
overcomes the programmed VID +200 mV (max) the controller:
Permanently sets Gx to zero keeping DRVON high in order to keep all the low-side
MOSFETs on to protect the load.
Drives the OSC/ FLT pin high.
Power supply or EN pin cycling is required to restart operations.
6.2
Feedback disconnection
This feature acts in order to stop the device from regulating dangerous voltages in case the
remote sense connections are left floating. The protection is available for both the positive
and negative sense.
According to what reported in Figure 11, the protection works as follow:
Positive sense consider to monitor the CORE output voltage through both VSEN
and CSxN. As soon as CSxN is more than 650 mV higher than VSEN, the device
latches with all Gx set to HiZ and DRVON set to zero. FLT pin is driven high. In any
case, the 50
μA pull-down current on the VSEN (offset) forces the device to detect
the fault condition.
Negative sense consider to monitor the internal opamp used to recover the SGND
losses by comparing its output and the internal reference generated by the DAC.
As soon as the difference between the output and the input of this opamp is higher
than 500mV, the device latches with all Gx set to HiZ and DRVON set to zero. FLT
pin is driven high.
To recover from a latch condition, cycle VCC or EN.
Figure 11.
FB disconnection protection



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com