Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

R8C2K Datasheet(PDF) 143 Page - Renesas Technology Corp

Part # R8C2K
Description  RENESAS MCU R8C FAMILY / R8C/2x SERIES
PDF  471 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R8C2K Datasheet(HTML) 143 Page - Renesas Technology Corp

Back Button R8C2K Datasheet HTML 139Page - Renesas Technology Corp R8C2K Datasheet HTML 140Page - Renesas Technology Corp R8C2K Datasheet HTML 141Page - Renesas Technology Corp R8C2K Datasheet HTML 142Page - Renesas Technology Corp R8C2K Datasheet HTML 143Page - Renesas Technology Corp R8C2K Datasheet HTML 144Page - Renesas Technology Corp R8C2K Datasheet HTML 145Page - Renesas Technology Corp R8C2K Datasheet HTML 146Page - Renesas Technology Corp R8C2K Datasheet HTML 147Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 143 / 471 page
background image
R8C/2K Group, R8C/2L Group
14. Option Function Select Area
Rev.1.10
Dec 21, 2007
Page 126 of 450
REJ09B0406-0110
14.2
OFS Register
The OFS register is used to select the MCU state after reset or the function to prevent rewriting in parallel I/O
mode. Figure 14.2 shows the OFS Register.
Figure 14.2
OFS Register
Option Function Select Register
(1)
Symbol
Address
When Shipping
OFS
0FFFFh
FFh(3)
Bit Symbol
Bit Name
Function
RW
NOTES:
1.
2.
3.
The OFS register is on the flash memory. Write to the OFS register w ith a program. After w riting is completed, do not
w rite additions to the OFS register.
LVD0ON
Voltage detection 0
circuit start bit(2)
0 : Voltage monitor 0 reset enabled after hardw are
reset
1 : Voltage monitor 0 reset disabled after hardw are
reset
RW
—
(b4)
Reserved bit
Set to 1.
RW
b3 b2 b1 b0
b7 b6 b5 b4
11
WDTON
RW
Watchdog timer start
select bit
0 : Starts w atchdog timer automatically after reset
1 : Watchdog timer is inactive after reset
1
—
(b1)
RW
Reserved bit
Set to 1.
ROMCR
ROM code protect
disabled bit
0 : ROM code protect disabled
1 : ROMCP1 enabled
RW
ROMCP1
ROM code protect bit
0 : ROM code protect enabled
1 : ROM code protect disabled
RW
If the block including the OFS register is erased, FFh is set to the OFS register.
—
(b6)
Reserved bit
Set to 1.
RW
CSPROINI
Count source protect
mode after reset select
bit
0 : Count source protect mode enabled after reset
1 : Count source protect mode disabled after reset
RW
Setting the LVD0ON bit is only valid after a hardw are reset. To use the pow er-on reset, set the LVD0ON bit to 0
(voltage monitor 0 reset enabled after hardw are reset).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com