| Electronic Components Datasheet Search |
|
H8SX/1663 Datasheet(PDF) 936 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8SX/1663 Datasheet(HTML) 936 Page - Renesas Technology Corp |
|
936 / 1158 page ![]() Section 21 Flash Memory (0.18- µm F-ZTAT Version) Rev.1.00 Jun. 07, 2006 Page 884 of 1102 REJ09B0294-0100 21.6 Register Descriptions The flash memory has the following registers. Programming/Erasing Interface Registers: • Flash code control/status register (FCCS) • Flash program code select register (FPCS) • Flash erase code select register (FECS) • Flash key code register (FKEY) • Flash transfer destination address register (FTDAR) Programming/Erasing Interface Parameters: • Download pass and fail result parameter (DPFR) • Flash pass and fail result parameter (FPFR) • Flash program/erase frequency parameter (FPEFEQ) • Flash multipurpose address area parameter (FMPAR) • Flash multipurpose data destination area parameter (FMPDR) • Flash erase block select parameter (FEBS) • RAM emulation register (RAMER) There are several operating modes for accessing the flash memory. Respective operating modes, registers, and parameters are assigned to the user MAT. The correspondence between operating modes and registers/parameters for use is shown in table 21.3. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |