Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

H8SX/1663R Datasheet(PDF) 946 Page - Renesas Technology Corp

Part # H8SX/1663R
Description  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663R Datasheet(HTML) 946 Page - Renesas Technology Corp

Back Button H8SX/1663R Datasheet HTML 942Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 943Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 944Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 945Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 946Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 947Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 948Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 949Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 950Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 946 / 1504 page
background image
Section 19 Serial Communication Interface (SCI, IrDA, CRC)
Rev. 2.00 Sep. 24, 2008 Page 914 of 1468
REJ09B0412-0200
19.4.2
Receive Data Sampling Timing and Reception Margin in Asynchronous Mode
In asynchronous mode, the SCI operates on a base clock with a frequency of 16 times* the bit rate.
In reception, the SCI samples the falling edge of the start bit using the base clock, and performs
internal synchronization. Since receive data is sampled at the rising edge of the 8th pulse* of the
base clock, data is latched at the middle of each bit, as shown in figure 19.6. Thus the reception
margin in asynchronous mode is determined by formula (1) below.
M = | (0.5 –
) – (L – 0.5) F –
(1
+ F ) | × 100
[%]
... Formula (1)
2N
1
N
| D – 0.5 |
M: Reception margin
N: Ratio of bit rate to clock (When ABCS = 0, N = 16. When ABCS = 1, N = 8.)
D: Duty cycle of clock (D = 0.5 to 1.0)
L: Frame length (L = 9 to 12)
F: Absolute value of clock frequency deviation
[Legend]
Assuming values of F = 0 and D = 0.5 in formula (1), the reception margin is determined by the
formula below.
M = ( 0.5 –
) × 100
[%] = 46.875%
2 × 16
1
However, this is only the computed value, and a margin of 20% to 30% should be allowed in
system design.
Internal basic
clock
16 clocks
8 clocks
Receive data
(RxD)
Synchronization
sampling timing
Start bit
D0
D1
Data sampling
timing
15 0
7
15 0
0
7
Figure 19.6 Receive Data Sampling Timing in Asynchronous Mode
Note: * This is an example when the ABCS bit in SEMR_2, 5, and 6 is 0. When the ABCS bit
is 1, a frequency of 8 times the bit rate is used as a base clock and receive data is
sampled at the rising edge of the 4th pulse of the base clock.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com