Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

H8SX/1663R Datasheet(PDF) 1012 Page - Renesas Technology Corp

Part # H8SX/1663R
Description  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663R Datasheet(HTML) 1012 Page - Renesas Technology Corp

Back Button H8SX/1663R Datasheet HTML 1008Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 1009Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 1010Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 1011Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 1012Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 1013Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 1014Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 1015Page - Renesas Technology Corp H8SX/1663R Datasheet HTML 1016Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 1012 / 1504 page
background image
Section 20 USB Function Module (USB)
Rev. 2.00 Sep. 24, 2008 Page 980 of 1468
REJ09B0412-0200
20.3.13
EP1 Data Register (EPDR1)
EPDR1 is a 128-byte receive FIFO buffer for endpoint 1. EPDR1 has a dual-buffer configuration,
and has a capacity of twice the maximum packet size. When one packet of data is received
successfully, EP1FULL in interrupt flag register 0 is set, and the number of receive bytes is
indicated in the EP1 receive data size register. After the data has been read, the buffer that was
read is enabled to receive data again by writing 1 to the EP1RDFN bit in the trigger register. The
receive data in this FIFO buffer can be transferred by DMA. This FIFO buffer can be initialized
by means of EP1CLR in the FCLR register.
Bit
Bit Name
Initial Value
R/W
7
D7
0
R
6
D6
0
R
5
D5
0
R
4
D4
0
R
3
D3
0
R
2
D2
0
R
1
D1
0
R
0
D0
0
R
Bit
Bit Name
Initial
Value
R/W
Description
7 to 0
D7 to D0
All 0
R
Data register for endpoint 1 transfer
20.3.14
EP2 Data Register (EPDR2)
EPDR2 is a 128-byte transmit FIFO buffer for endpoint 2. EPDR2 has a dual-buffer configuration,
and has a capacity of twice the maximum packet size. When transmit data is written to this FIFO
buffer and EP2PKTE in the trigger register is set, one packet of transmit data is fixed, and the
dual-FIFO buffer is switched over. The transmit data for this FIFO buffer can be transferred by
DMA. This FIFO buffer can be initialized by means of EP2CLR in the FCLR register.
Bit
Bit Name
Initial Value
R/W
7
D7
Undefined
W
6
D6
Undefined
W
5
D5
Undefined
W
4
D4
Undefined
W
3
D3
Undefined
W
2
D2
Undefined
W
1
D1
Undefined
W
0
D0
Undefined
W
Bit
Bit Name
Initial
Value
R/W
Description
7 to 0
D7 to D0
Undefined W
Data register for endpoint 2 transfer



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com