H8SXSLASH1663R datasheet(1016/1504 Pages) RENESAS

Part #	H8SX/1663R

Description	Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series

PDF	1504 Pages

Scroll/Zoom	100%

Manufacturer	RENESAS [Renesas Technology Corp]

Direct Link	http://www.renesas.com

Logo

1016 / 1504 page

Section 20 USB Function Module (USB)

Rev. 2.00 Sep. 24, 2008 Page 984 of 1468

REJ09B0412-0200

20.3.19

Data Status Register (DASTS)

DASTS indicates whether the transmit FIFO buffers contain valid data. A bit is set when data is

written to the corresponding FIFO buffer and the packet enable state is set, and cleared when all

data has been transmitted to the host.

Bit

Bit Name

Initial Value

R/W



EP3 DE

EP2 DE



EP0i DE

Bit

Bit Name

Initial

Value

R/W

Description



Reserved

These bits are always read as 0. The write value

should always be 0.

EP3 DE

EP3 Data Present

This bit is set when the endpoint 3 FIFO buffer

contains valid data.

EP2 DE

EP2 Data Present

This bit is set when the endpoint 2 FIFO buffer

contains valid data.



Reserved

These bits are always read as 0.

EP0i DE

EP0i Data Present

This bit is set when the endpoint 0 FIFO buffer

contains valid data.

H8SX/1663R Datasheet(PDF) 1016 Page - Renesas Technology Corp

H8SX/1663R Datasheet(HTML) 1016 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL