H8SXSLASH1663R datasheet(1091/1504 Pages) RENESAS

1091 / 1504 page

Section 21 I

2C Bus Interface 2 (IIC2)

Rev. 2.00 Sep. 24, 2008 Page 1059 of 1468

REJ09B0412-0200

ICDRS

ICDRR

RDRF

SDA

(Master output)

SCL

(Slave output)

SDA

(Slave output)

SCL

(Master output)

Data 2

Data 1

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

User

processing

[3] Set ACKBT

[3] Read ICDRR

[4] Read ICDRR

Figure 21.12 Slave Receive Mode Operation Timing 2

21.4.6

Noise Canceler

The logic levels at the SCL and SDA pins are routed through the noise cancelers before being

latched internally. Figure 21.13 shows a block diagram of the noise canceler circuit.

The noise canceler consists of two cascaded latches and a match detector. The signal input to SCL

(or SDA) is sampled on the system clock, but is not passed forward to the next circuit unless the

outputs of both latches agree. If they do not agree, the previous value is held.

Sampling clock

Sampling

clock

SCL input

SDA input

Latch

System clock period

Latch

Compare

match

detection

circuit

Internal SCL

internal SDA

Sampling clock

Figure 21.13 Block Diagram of Noise Canceler

H8SX/1663R Datasheet(PDF) 1091 Page - Renesas Technology Corp

H8SX/1663R Datasheet(HTML) 1091 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL