| Electronic Components Datasheet Search |
|
H8SX/1663M Datasheet(PDF) 520 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8SX/1663M Datasheet(HTML) 520 Page - Renesas Technology Corp |
|
520 / 1504 page ![]() Section 11 EXDMA Controller (EXDMAC) Rev. 2.00 Sep. 24, 2008 Page 488 of 1468 REJ09B0412-0200 Figure 11.10 shows an example of EXDMA transfer timing in block transfer mode. The transfer conditions are as follows: Address mode: Single address mode Data access size: In bytes One block size: 3 bytes Figure 11.11 shows the block transfer mode operation in single address mode and figure 11.12 shows the block transfer mode operation in dual address mode. CPU CPU EXDMAC EXDMAC EXDMAC CPU Bus cycle ETEND EDREQ CPU cycle not generated One-block transfer cycle EDRAK Figure 11.10 Example of Block Transfer Mode Transfer Address T Address B EDACK Block BKSZH × data access size Figure 11.11 Block Transfer Mode Operation in Single Address Mode (with Block Area Specified) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |