 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
M32C/86 Datasheet(PDF) 357 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M32C/86 Datasheet(HTML) 357 Page - Renesas Technology Corp |
|
|
357 / 505 page  Page 334 9 7 4 f o 5 0 0 2 , 8 0 . p e S 0 0 . 1 . v e R 0 0 1 0 - 4 0 2 0 B 9 0 J E R 23. CAN Module ) T 6 8 / C 2 3 M , 6 8 / C 2 3 M ( p u o r G 6 8 / C 2 3 M CANi Slot Interrupt Mask Register(1) (i=0, 1) Symbol Address After Reset(2) C0SIMKR 021116 - 021016 000016 C1SIMKR 029116 - 029016 000016 SIM15 SIM14 SIM13 SIM12 SIM11 SIM10 Slot 15 Interrupt Request Mask Bit SIM9 SIM8 SIM7 SIM6 SIM5 Slot 14 Interrupt Request Mask Bit Slot 13 Interrupt Request Mask Bit Slot 12 Interrupt Request Mask Bit Slot 11 Interrupt Request Mask Bit Slot 10 Interrupt Request Mask Bit Slot 9 Interrupt Request Mask Bit Slot 8 Interrupt Request Mask Bit Slot 7 Interrupt Request Mask Bit Slot 6 Interrupt Request Mask Bit Slot 5 Interrupt Request Mask Bit Slot 4 Interrupt Request Mask Bit Slot 3 Interrupt Request Mask Bit Slot 2 Interrupt Request Mask Bit Slot 1 Interrupt Request Mask Bit Slot 0 Interrupt Request Mask Bit SIM4 SIM3 SIM2 SIM1 SIM0 Bit Name Function Bit Symbol RW RW RW RW RW RW RW RW RW RW RW RW RW RW RW RW RW 0: Masks (disables) an interrupt request 1: Enables an interrupt request Controls whether the interrupt request of the corresponding message slot is enabled or masked. NOTES: 1. Change the CiSIMKR register setting while the CiMCTLj (j=0to 15) register, corresponding to the bit to be changed, is set to "0016". 2. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after reset and supplying the clock to the CAN module. b7 b0 b15 b8 23.1.12 CANi Slot Interrupt Mask Register (CiSIMKR Register) (i=0, 1) Figure 23.14 C0SIMKR and C1SIMKR Registers The CiSIMKR register determines whether an interrupt request, generated by a data transmission or reception in the corresponding message slot is enabled or disabled. When the SIMj bit (j=0 to 15) is set to "1" (no interrupt requested), an interrupt request generated by a data transmission or reception in the corresponding message slot is enabled. Refer to 23.4 CAN Interrupt for details. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
British ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
