M32CSLASH86 datasheet(360/505 Pages) RENESAS

360 / 505 page

Page 337

23. CAN Module

)

(

23.1.15 CANi Error Factor Register (CiEFR Register) (i=0, 1)

Figure 23.17 C0EFR and C1EFR Registers

The CiEFR register indicates the cause of error when a communication error is detected. Set the follow-

ing bits to "0" by program because they are not changed "1" to "0" automatically.

Use the MOV instruction, instead of the bit clear instruction, to set each bit in the CiEFR register to "0".

Bits not being changed to "0" must be set to "1".

For example: To set the ACKE bit for CAN0 to "0"

Assembly language:

mov.b #0FEh, C0EFR

C language:

c0efr = 0xFE;

23.1.15.1 ACKE Bit

The ACKE bit is set to "1" when an ACK error is detected.

23.1.15.2 CRCE Bit

The CRC bit is set to "1" when a CRC error is detected.

23.1.15.3 FORME Bit

The FORME bit is set to "1" when a form error is detected.

23.1.15.4 STFE Bit

The STFE bit is set to "1" when a stuff error is detected.

23.1.15.5 BITE0 Bit

The BITE0 bit is set to "1" when a bit error is detected while transmitting recessive "H".

23.1.15.6 BITE1 Bit

The BITE1 bit is set to "1" when a bit error is detected while transmitting dominant "L".

23.1.15.7 RCVE Bit

The RCVE bit is set to "1" when an error is detected while receiving data.

23.1.15.8 TRE Bit

The TRE bit is set to "1" when an error is detected while transmitting data.

CANi Error Factor Register (i=0, 1)

Symbol

Address

After Reset(1)

C0EFR

021616

0016

C1EFR

029616

0016

ACKE

CRCE

FORME

ACK Error Detect Bit(2)

CRC Error Detect Bit(2)

FORM Error Detect Bit(2)

0: Detects no ACK error

1: Detects an ACK error

0: Detects no CRC error

1: Detects a CRC error

0: Detects no form error

1: Detects a form error

STFE

Stuff Error Detect Bit(2)

0: Detects no stuff error

1: Detects a stuff error

BITE0

Bit Error Detect Bit 0(2)

0: Detects no bit error while transmitting "H"

1: Detects a bit error while transmitting "H"

0: Detects no bit error while transmitting "L"

1: Detects a bit error while transmitting "L"

RCVE

Receive Error Detect Bit(2)

0: Detects no error while receiving data

1: Detects an error while receiving data

TRE

Transmit Error Detect Bit(2)

0: Detects no error while transmitting data

1: Detects an error while transmitting data

BITE1

Bit Error Detect Bit 1(2)

Bit Name

Function

Bit

Symbol

NOTES:

1. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after

reset and supplying the clock to the CAN module.

2. Set to "0" by program. If it is set to "1", the value before setting to "1" remains.

M32C/86 Datasheet(PDF) 360 Page - Renesas Technology Corp

M32C/86 Datasheet(HTML) 360 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL