SH7708 datasheet(54/633 Pages) RENESAS

54 / 633 page

Table 2.7

Arithmetic Instructions (cont)

Instruction

Operation

Code

Privileged

Mode

Cycles T Bit

DMULS.L Rm,Rn

Signed operation of

× Rm → MACH,

MACL 32

× 32 → 64 bits

0011nnnnmmmm1101

—

2(–5)*

—

DMULU.L Rm,Rn

Unsigned operation of

× Rm → MACH,

MACL 32

× 32 → 64 bits

0011nnnnmmmm0101

—

2(–5)*

—

Rn – 1

→ Rn, if Rn =

0, 1

→ T, else 0 → T

0100nnnn00010000

—

Comparison

result

EXTS.B Rm,Rn

A byte in Rm is sign-

extended

→ Rn

0110nnnnmmmm1110

—1

—

EXTS.W Rm,Rn

A word in Rm is sign-

extended

→ Rn

0110nnnnmmmm1111

—1

—

EXTU.B Rm,Rn

A byte in Rm is zero-

extended

→ Rn

0110nnnnmmmm1100

—1

—

EXTU.W Rm,Rn

A word in Rm is zero-

extended

→ Rn

0110nnnnmmmm1101

—1

—

MAC.L

@Rm+,@Rn+

Signed operation of (Rn)

× (Rm) + MAC → MAC,

Rn + 4

→ Rn,

Rm + 4

→ Rm

× 32 + 64 → 64 bits

0000nnnnmmmm1111

—

2(–5)*

—

MAC.W

@Rm+,@Rn+

Signed operation of (Rn)

× (Rm) + MAC → MAC,

Rn + 2

→ Rn,

Rm + 2

→ Rm

× 16 + 64 → 64 bits

0100nnnnmmmm1111

—

2(–5)*

—

MUL.L

Rm,Rn

× Rm → MACL

× 32 → 32 bits

0000nnnnmmmm0111

—

2(–5)*

—

MULS.W Rm,Rn

Signed operation of Rn

× Rm → MAC

× 16 → 32 bits

0010nnnnmmmm1111

—

1(–3)*

—

MULU.W Rm,Rn

Unsigned operation of

× Rm → MAC

× 16 → 32 bits

0010nnnnmmmm1110

—

1(–3)*

—

SH7708 Datasheet(PDF) 54 Page - Renesas Technology Corp

SH7708 Datasheet(HTML) 54 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL