 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AD9522-1/PCBZ Datasheet(PDF) 10 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9522-1/PCBZ Datasheet(HTML) 10 Page - Analog Devices |
|
|
10 / 84 page  AD9522-1 Rev. 0 | Page 10 of 84 CLOCK OUTPUT ABSOLUTE PHASE NOISE (INTERNAL VCO USED) Table 7. Parameter Min Typ Max Unit Test Conditions/Comments LVDS ABSOLUTE PHASE NOISE Internal VCO; VCO divider = 4; LVDS output and for loop bandwidths < 1 kHz VCO = 2650 MHz; Output = 662.5 MHz @ 1 kHz Offset −59 dBc/Hz @ 10 kHz Offset −90 dBc/Hz @ 100 kHz Offset −116 dBc/Hz @ 1 MHz Offset −134 dBc/Hz @ 10 MHz Offset −147 dBc/Hz @ 40 MHz Offset −150 dBc/Hz VCO = 2460 MHz; Output = 615 MHz @ 1 kHz Offset −62 dBc/Hz @ 10 kHz Offset −92 dBc/Hz @ 100 kHz Offset −118 dBc/Hz @ 1 MHz Offset −136 dBc/Hz @ 10 MHz Offset −149 dBc/Hz @ 40 MHz Offset −151 dBc/Hz VCO = 2270 MHz; Output = 567.5 MHz @ 1 kHz Offset −65 dBc/Hz @ 10 kHz Offset −95 dBc/Hz @ 100 kHz Offset −121 dBc/Hz @ 1 MHz Offset −138 dBc/Hz @ 10 MHz Offset −149 dBc/Hz @ 40 MHz Offset −151 dBc/Hz CLOCK OUTPUT ABSOLUTE TIME JITTER (CLOCK GENERATION USING INTERNAL VCO) Table 8. Parameter Min Typ Max Unit Test Conditions/Comments LVDS OUTPUT ABSOLUTE TIME JITTER Application example based on a typical setup where the reference source is clean, so a wider PLL loop bandwidth is used; reference = 15.36 MHz; R DIV = 1 VCO = 2458 MHz; LVDS = 245.76 MHz; PLL LBW = 55 kHz 158 fs rms Integration BW = 200 kHz to 10 MHz 323 fs rms Integration BW = 12 kHz to 20 MHz VCO = 2458 MHz; LVDS = 122.88 MHz; PLL LBW = 55 kHz 162 fs rms Integration BW = 200 kHz to 10 MHz 323 fs rms Integration BW = 12 kHz to 20 MHz VCO = 2458 MHz; LVDS = 61.44 MHz; PLL LBW = 55 kHz 210 fs rms Integration BW = 200 kHz to 10 MHz 371 fs rms Integration BW = 12 kHz to 20 MHz CLOCK OUTPUT ABSOLUTE TIME JITTER (CLOCK CLEANUP USING INTERNAL VCO) Table 9. Parameter Min Typ Max Unit Test Conditions/Comments LVDS OUTPUT ABSOLUTE TIME JITTER Application example based on a typical setup where the reference source is jittery, so a narrower PLL loop bandwidth is used; reference = 19.44 MHz; R DIV = 162 VCO = 2333 MHz; LVDS = 155.52 MHz; PLL LBW = 1.8 kHz 491 fs rms Integration BW = 12 kHz to 20 MHz VCO = 2458 MHz; LVDS = 122.88 MHz; PLL LBW = 1.8 kHz 554 fs rms Integration BW = 12 kHz to 20 MHz |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
British ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
