AT89C5131A-RDTUM datasheet(33/188 Pages) ATMEL

33 / 188 page

4337K–USB–04/08

AT89C5130A/31A-M

Table 8-3.

Programming Spaces

The Flash memory enters a busy state as soon as programming is launched. In this state, the

memory is not available for fetching code. Thus to avoid any erratic execution during program-

ming, the CPU enters Idle mode. Exit is automatically performed at the end of programming.

Note:

Interrupts that may occur during programming time must be disabled to avoid any spurious exit of

the idle mode.

8.3.3

Status of the Flash Memory

The bit FBUSY in FCON register is used to indicate the status of programming.

FBUSY is set when programming is in progress.

8.3.4

Selecting FM0/FM1

The bit ENBOOT in AUXR1 register is used to choose between FM0 and FM1 mapped up to

F800h.

8.3.5

Loading the Column Latches

Any number of data from 1 byte to 128 bytes can be loaded in the column latches. This provides

the capability to program the whole memory by byte, by page or by any number of bytes in a

page.

When programming is launched, an automatic erase of the locations loaded in the column

latches is first performed, then programming is effectively done. Thus, no page or block erase is

needed and only the loaded data are programmed in the corresponding page.

The following procedure is used to load the column latches and is summarized in Figure 8-5:

• Map the column latch space by setting FPS bit.

• Load the DPTR with the address to load.

• Load Accumulator register with the data to load.

• Execute the MOVX @DPTR, A instruction.

• If needed loop the three last instructions until the page is completely loaded.

Write to FCON

Operation

FPL3:0

FPS

FMOD1

FMOD0

User

No action

Write the column latches in user

space

Extra Row

No action

Write the column latches in extra row

space

Security

Space

No action

Write the fuse bits space

Reserved

No action

AT89C5131A-RDTUM Datasheet(PDF) 33 Page - ATMEL Corporation

AT89C5131A-RDTUM Datasheet(HTML) 33 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL