Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

LTC2420CS8 Datasheet(PDF) 21 Page - Linear Technology

Part # LTC2420CS8
Description  20-Bit mPower No Latency DSTM ADC in SO-8
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC2420CS8 Datasheet(HTML) 21 Page - Linear Technology

Back Button LTC2420CS8 Datasheet HTML 17Page - Linear Technology LTC2420CS8 Datasheet HTML 18Page - Linear Technology LTC2420CS8 Datasheet HTML 19Page - Linear Technology LTC2420CS8 Datasheet HTML 20Page - Linear Technology LTC2420CS8 Datasheet HTML 21Page - Linear Technology LTC2420CS8 Datasheet HTML 22Page - Linear Technology LTC2420CS8 Datasheet HTML 23Page - Linear Technology LTC2420CS8 Datasheet HTML 24Page - Linear Technology LTC2420CS8 Datasheet HTML 25Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 36 page
background image
21
LTC2420
APPLICATIO S I FOR ATIO
capacitor tied to CS, see Figure 12. The time the converter
spends in the sleep state is determined by the value of the
external timing capacitor, see Figures 13 and 14. Once the
voltage at CS falls below an internal threshold (
≈1.4V), the
device automatically begins outputting data. The data
output cycle begins on the first rising edge of SCK and
ends on the 24th rising edge. Data is shifted out the SDO
pin on each falling edge of SCK. The internally generated
serial clock is output to the SCK pin. This signal may be
used to shift the conversion result into external circuitry.
After the 24th rising edge, CS is pulled HIGH and a new
conversion is immediately started. This is useful in appli-
cations requiring periodic monitoring and ultralow power.
Figure 15 shows the average supply current as a function
of capacitance on CS.
It should be noticed that the external capacitor discharge
current is kept very small in order to decrease the con-
verter power dissipation in the sleep state. In the autostart
mode the analog voltage on the CS pin cannot be observed
without disturbing the converter operation using a regular
oscilloscope probe. When using this configuration, it is
important to minimize the external leakage current at the
CS pin by using a low leakage external capacitor and
properly cleaning the PCB surface.
SDO
Hi-Z
Hi-Z
SCK
(INTERNAL)
CS
VCC
GND
2420 F12
VCC
FO
VREF
SCK
VIN
SDO
GND
CEXT
CS
VREF
0.1V TO VCC
VIN
–0.12VREF TO 1.12VREF
1
µF
2.7V TO 5.5V
LTC2420
BIT 0
SIG
BIT 21
BIT 22
SLEEP
DATA OUTPUT
CONVERSION
CONVERSION
EOC
BIT 23
= 50Hz REJECTION
= EXTERNAL OSCILLATOR
= 60Hz REJECTION
VCC
Figure 12. Internal Serial Clock, Autostart Operation
CAPACITANCE ON CS (pF)
1
5
6
7
1000
10000
2420 F13
4
3
10
100
100000
2
1
0
VCC = 5V
VCC = 3V
Figure 13. CS Capacitance vs fSAMPLE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com