MCP3909-ISLASHSS datasheet(27/44 Pages) MICROCHIP

27 / 44 page

DS22025B-page 27

MCP3909

5.3

Multiplier Output Mode

Multiplier mode allows the user to retrieve the output

of the multiplier on the MCP3909 device. Data is

presented in a 20 bit (19 bit + sign) protocol, MSB first.

A data ready flag (DR) is output for every MCLK/256

clock cycles and a new multiplier output value is ready.

If the multiplier value is not clocked out of the device it

will be over-written. Data is clocked out on the rising

edge of SCK.

FIGURE 5-4:

Multiplier Output Mode.

TABLE 5-2:

MULTIPLIER OUTPUT MODE CODING

Binary

Decimal

0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

+524287

0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0

+524286

0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

-1

1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1

-524287

1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

-524288

Multiplier Code

CH0

–

() CH1

CH1

–

()

VREF 2

--------------------------------------------------------------------------------- 524288 8.06 G

•

F1 / SDI

D3 D2

D1 D0

Hi-z

D16

D17

17 18

19 20

Hi-z

X 20

D18

D19

F2 / SCK

NEG / SDO

F0 / CS

SIGN MSB

LSB

MCP3909-I/SS Datasheet(PDF) 27 Page - Microchip Technology

MCP3909-I/SS Datasheet(HTML) 27 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

Datasheet Download

Link URL