CPC7592MATR datasheet(7/20 Pages) CLARE

7 / 20 page

CPC7592

R03

www.clare.com

1.6.4 Test Switches, SW5 and SW6

Parameter

Test Conditions

Symbol

Minimum

Typical

Maximum

Unit

Off-State

Leakage Current

VSW1 (differential) = TLINE to TBAT

VSW2 (differential) = RLINE to RBAT

All-Off state.

+25

° C,

VSW (differential) = -320 V to gnd

VSW (differential) = +260 V to -60 V

ISW

0.1

μA

+85

° C,

VSW (differential) = -330 V to gnd

VSW (differential) = +270 V to -60 V

0.3

-40

° C,

VSW (differential) = -310 V to gnd

VSW (differential) = +250 V to -60 V

0.1

On Resistance

ISW(on) = ±10 mA, ±40 mA,

RBAT and TBAT = -2 V

+25

° C

RON

+85

° C46

-40

° C28

DC current limit

VSW (on) = ±10 V, +25° C

ISW

175

VSW (on) = ±10 V, +85° C

110

VSW (on) = ±10 V, -40° C

210

250

Dynamic current limit

(t = <0.5

μs)

Break switches on, all other switches

off. Apply ±1 kV 10x1000

μs pulse with

appropriate protection in place.

ISW

-2.5

Logic input to switch

output isolation

+25

° C, Logic inputs = gnd,

VSW (TLINE, RLINE) = ±320 V

ISW

-0.1

μA

+85

° C, Logic inputs = gnd,

VSW (TLINE, RLINE) = ±330 V

-0.3

-40

° C, Logic inputs = gnd,

VSW (TLINE, RLINE) = ±310 V

-0.1

dv/dt sensitivity

500

μs

CPC7592MATR Datasheet(PDF) 7 Page - Clare, Inc.

CPC7592MATR Datasheet(HTML) 7 Page - Clare, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

Datasheet Download

Link URL