Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

WM8141CFT/V Datasheet(PDF) 9 Page - Wolfson Microelectronics plc

Part # WM8141CFT/V
Description  12-bit 6MSPS CIS/CCD Analogue Front End/Digitiser
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8141CFT/V Datasheet(HTML) 9 Page - Wolfson Microelectronics plc

Back Button WM8141CFT/V Datasheet HTML 5Page - Wolfson Microelectronics plc WM8141CFT/V Datasheet HTML 6Page - Wolfson Microelectronics plc WM8141CFT/V Datasheet HTML 7Page - Wolfson Microelectronics plc WM8141CFT/V Datasheet HTML 8Page - Wolfson Microelectronics plc WM8141CFT/V Datasheet HTML 9Page - Wolfson Microelectronics plc WM8141CFT/V Datasheet HTML 10Page - Wolfson Microelectronics plc WM8141CFT/V Datasheet HTML 11Page - Wolfson Microelectronics plc WM8141CFT/V Datasheet HTML 12Page - Wolfson Microelectronics plc WM8141CFT/V Datasheet HTML 13Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 31 page
background image
Production Data
WM8141
WOLFSON MICROELECTRONICS LTD
PD Rev 3.0 October 2000
9
OEB
OP[11:0]
t
PZE
Hi-Z
t
PEZ
Hi-Z
Figure 3 Output Data Enable Timing
Test Conditions
AVDD = DVDD1 = DVDD2 = 4.75 to 5.25V, AGND = DGND = 0V, TA = 0 to 70
°C, MCLK = 12MHz unless otherwise stated
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
Output propagation delay
tPD
IOH = 1mA, IOL = 1mA
75
ns
Output enable time
tPZE
50
ns
Output disable time
tPEZ
25
ns
SERIAL INTERFACE
SCK
SDI
SEN
SDO
t
SPER
t
SCKL
t
SCKH
t
SSU
t
SH
t
SCE
t
SEW
t
SEC
t
SESD
t
SCSD
MSB
LSB
t
SCSDZ
Figure 4 Serial Interface Timing
Test Conditions
AVDD = DVDD1 = DVDD2 = 4.75 to 5.25V, AGND = DGND = 0V, TA = 0 to 70
°C, MCLK = 12MHz unless otherwise stated
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
SCK period
tSPER
83.3
ns
SCK high
tSCKH
37.5
ns
SCK low
tSCKL
37.5
ns
SDI set-up time
tSSU
10
ns
SDI hold time
tSH
10
ns
SCK to SEN set-up time
tSCE
20
ns
SEN to SCK set-up time
tSEC
20
ns
SEN pulse width
tSEW
50
ns
SEN low to SDO out
tSESD
35
ns
SCK low to SDO out
tSCSD
35
ns
SCK low to SDO high impedance
tSCSDZ
25
ns
Note:
Parameters are measured at 50% of the rising/falling edge.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com