Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

WM8721 Datasheet(PDF) 7 Page - Wolfson Microelectronics plc

Part # WM8721
Description  Internet Audio DAC with Integrated Headphone Driver
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8721 Datasheet(HTML) 7 Page - Wolfson Microelectronics plc

Back Button WM8721 Datasheet HTML 3Page - Wolfson Microelectronics plc WM8721 Datasheet HTML 4Page - Wolfson Microelectronics plc WM8721 Datasheet HTML 5Page - Wolfson Microelectronics plc WM8721 Datasheet HTML 6Page - Wolfson Microelectronics plc WM8721 Datasheet HTML 7Page - Wolfson Microelectronics plc WM8721 Datasheet HTML 8Page - Wolfson Microelectronics plc WM8721 Datasheet HTML 9Page - Wolfson Microelectronics plc WM8721 Datasheet HTML 10Page - Wolfson Microelectronics plc WM8721 Datasheet HTML 11Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 34 page
background image
WM8721
Product Preview
WOLFSON MICROELECTRONICS LTD
PP Rev 1.3 November 2000
7
DIGITAL AUDIO INTERFACE – MASTER MODE
BCLK
(Output)
DACLRC
(Output)
DACDAT
t
DLT
t
DHT
t
DL
Figure 2 Digital Audio Data Timing - Master Mode
Test Conditions
AVDD, HPVDD, DVDD = 3.3V, AGND = 0V, DCVDD = 1.5V, DGND = 0V, TA = +25
oC, Slave Mode, fs = 48kHz, XTI/MCLK =
256fs unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Audio Data Input Timing Information
DACLRC propagation delay
from BCLK falling edge
tDL
010
ns
DACDAT setup time to
BCLCK rising edge
tDST
10
ns
DACDAT hold time from
BCLK rising edge
tDHT
10
ns
DIGITAL AUDIO INTERFACE – SLAVE MODE
BCLK
DACLRC
t
BCH
t
BCL
t
BCY
DACDAT
t
LRSU
t
DS
t
LRH
Figure 3 Digital Audio Data Timing – Slave Mode
Test Conditions
AVDD, HPVDD, DVDD = 3.3V, AGND = 0V, DCVDD = 1.5V, DGND = 0V, TA = +25
oC, slave mode, fs = 48kHz, MCLK = 256fs
unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Audio Data Input Timing Information
BCLK cycle time
tBCY
50
ns
BCLK pulse width high
tBCH
20
ns
BCLK pulse width low
tBCL
20
ns
DACLRC set-up time to
BCLK rising edge
tLRSU
10
ns
DACLRC hold time from
BCLK rising edge
tLRH
10
ns
DACDAT set-up time to
BCLK rising edge
tDS
10
ns
DACDAT hold time from
BCLK rising edge
tDH
10
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com