| Electronic Components Datasheet Search |
|
MCP6441 Datasheet(PDF) 13 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP6441 Datasheet(HTML) 13 Page - Microchip Technology |
|
13 / 30 page ![]() © 2010 Microchip Technology Inc. DS22257A-page 13 MCP6441 4.0 APPLICATION INFORMATION The MCP6441 op amp is manufactured using Microchip’s state-of-the-art CMOS process, specifically designed for low power applications. 4.1 Rail-to-Rail Input 4.1.1 PHASE REVERSAL The MCP6441 op amp is designed to prevent phase reversal, when the input pins exceed the supply voltages. Figure 2-29 shows the input voltage exceeding the supply voltage with no phase reversal. 4.1.2 INPUT VOLTAGE LIMITS In order to prevent damage and/or improper operation of the amplifier, the circuit must limit the voltages at the input pins (see Section 1.1 “Absolute Maximum Ratings †”). The Electrostatic Discharge (ESD) protection on the inputs can be depicted as shown in Figure 4-1. This structure was chosen to protect the input transistors against many, but not all, over-voltage conditions, and to minimize the input bias current (IB). FIGURE 4-1: Simplified Analog Input ESD Structures. The input ESD diodes clamp the inputs when they try to go more than one diode drop below VSS. They also clamp any voltages that go well above VDD; their breakdown voltage is high enough to allow normal operation, but not low enough to protect against slow over-voltage (beyond VDD) events. Very fast ESD events that meet the spec are limited so that damage does not occur. In some applications, it may be necessary to prevent excessive voltages from reaching the op amp inputs; Figure 4-2 shows one approach to protecting these inputs. FIGURE 4-2: Protecting the Analog Inputs. A significant amount of current can flow out of the inputs when the Common Mode voltage (VCM) is below ground (VSS); See Figure 2-31. 4.1.3 INPUT CURRENT LIMITS In order to prevent damage and/or improper operation of the amplifier, the circuit must limit the currents into the input pins (see Section 1.1 “Absolute Maximum Ratings †”). Figure 4-3 shows one approach to protecting these inputs. The resistors R1 and R2 limit the possible currents in or out of the input pins (and the ESD diodes, D1 and D2). The diode currents will go through either VDD or VSS. FIGURE 4-3: Protecting the Analog Inputs. Bond Pad Bond Pad Bond Pad VDD VIN+ VSS Input Stage Bond Pad VIN– V1 VDD D1 V2 D2 MCP6441 VOUT U1 V1 R1 VDD D1 min(R1,R2)> VSS –min(V1, V2) 2mA V2 R2 D2 MCP6441 VOUT U1 min(R1,R2)> max(V1,V2)–VDD 2mA |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |