910GL datasheet(115/426 Pages) INTEL

115 / 426 page

DMIBAR Registers—Direct Media Interface (DMI) RCRB

Datasheet

115

DMIBAR Registers—Direct Media

Interface (DMI) RCRB

This Root Complex Register Block (RCRB) controls the (G)MCH-Intel ICH6 serial interconnect.

The base address of this space is programmed in DMIBAR in device 0 configuration space. These

registers are offset from the DMIBAR base address

Table 7-1. DMI Register Address Map Summary

Address

offset

Symbol

PCI Dev #

000–003h

DMIVCECH

DMI Virtual Channel Enhanced Capability Header

DMIBAR

004–007h

DMIPVCCAP1

DMI Port VC Capability Register 1

DMIBAR

008–00Bh

DMIPVCCAP2

DMI Port VC Capability Register 2

DMIBAR

00C–00Dh

DMIPVCCTL

DMI Port VC Control

DMIBAR

00E–00Fh

—

Reserved

DMIBAR

010–013h

DMIVC0RCAP

DMI VC0 Resource Capability

DMIBAR

014–017h

DMIVC0RCTL

DMI VC0 Resource Control

DMIBAR

018–019h

—

Reserved

DMIBAR

01A–01Bh

DMIVC0RSTS

DMI VC0 Resource Status

DMIBAR

01C–01Fh

DMIVC1RCAP

DMI VC1 Resource Capability

DMIBAR

020–023h

DMIVC1RCTL

DMI VC1 Resource Control

DMIBAR

024–025h

—

Reserved

DMIBAR

026–027h

DMIVC1RSTS

DMI VC1 Resource Status

DMIBAR

028–083h

—

Reserved

DMIBAR

084–087h

DMILCAP

DMI Link Capabilities

DMIBAR

088–089h

DMILCTL

DMI Link Control

DMIBAR

08A–08Bh

DMILSTS

DMI Link Status

DMIBAR

08C–FFFh

—

Reserved

DMIBAR

910GL Datasheet(PDF) 115 Page - Intel Corporation

910GL Datasheet(HTML) 115 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL