910GL datasheet(213/426 Pages) INTEL

213 / 426 page

System Address Map

Datasheet

213

⎯ Addresses decoded to the Memory Mapped Range of the Internal Graphics Device

(MMADR range). There is a MMADR range for device 2 function 0 and a MMADR

range for device 2 function 1. Both ranges are forwarded to the Internal Graphics

Device.

The exceptions listed above for internal graphics and the PCI Express ports MUST NOT overlap

with APCI Configuration, FSB Interrupt Space and High BIOS Address Range.

Figure 11-4. PCI Memory Address Range

High BIOS

E000_0000h

PCI_Address_Ranges_G-P-only

DMI Interface

(subtractively decode)

FSB Interrupts

DMI Interface

(subtractively decode)

Local (processor)

APIC

I/O APIC

DMI Interface

(subtractively decode)

PCI Express

Configuration Space

DMI Interface

(subtractively decode)

F000_0000h

FEC0_0000h

FEC8_0000h

FED0_0000h

FEE0_0000h

FEF0_0000h

FFE0_0000h

FFFF_FFFFh

4 GB

4 GB – 2 MB

4 GB – 17 MB

4 GB – 18 MB

4 GB – 19 MB

4 GB – 20 MB

4 GB – 256 MB

4 GB – 512 MB

TOLUD

Optional HSEG

FEDA_0000h to

FEDB_FFFFh

Possible address range

(Not guaranteed)

Programmable windows,

graphics ranges,

PCI Express* Port

could be here

910GL Datasheet(PDF) 213 Page - Intel Corporation

910GL Datasheet(HTML) 213 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL