Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

MPC8572ECLPXATLD Datasheet(PDF) 76 Page - Freescale Semiconductor, Inc

Part # MPC8572ECLPXATLD
Description  MPC8572E PowerQUICC III Integrated Processor Hardware Specifications
PDF  140 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8572ECLPXATLD Datasheet(HTML) 76 Page - Freescale Semiconductor, Inc

Back Button MPC8572ECLPXATLD Datasheet HTML 72Page - Freescale Semiconductor, Inc MPC8572ECLPXATLD Datasheet HTML 73Page - Freescale Semiconductor, Inc MPC8572ECLPXATLD Datasheet HTML 74Page - Freescale Semiconductor, Inc MPC8572ECLPXATLD Datasheet HTML 75Page - Freescale Semiconductor, Inc MPC8572ECLPXATLD Datasheet HTML 76Page - Freescale Semiconductor, Inc MPC8572ECLPXATLD Datasheet HTML 77Page - Freescale Semiconductor, Inc MPC8572ECLPXATLD Datasheet HTML 78Page - Freescale Semiconductor, Inc MPC8572ECLPXATLD Datasheet HTML 79Page - Freescale Semiconductor, Inc MPC8572ECLPXATLD Datasheet HTML 80Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 140 page
background image
MPC8572E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 4
76
Freescale Semiconductor
High-Speed Serial Interfaces (HSSI)
Figure 46. Differential Reference Clock Input DC Requirements (External AC-Coupled)
Figure 47. Single-Ended Reference Clock Input DC Requirements
15.2.3
Interfacing With Other Differential Signaling Levels
With on-chip termination to SGND_SRDSn (xcorevss), the differential reference clocks inputs are
HCSL (High-Speed Current Steering Logic) compatible DC-coupled.
Many other low voltage differential type outputs like LVDS (Low Voltage Differential Signaling)
can be used but may need to be AC-coupled due to the limited common mode input range allowed
(100 to 400 mV) for DC-coupled connection.
LVPECL outputs can produce signal with too large amplitude and may need to be DC-biased at
clock driver output first, then followed with series attenuation resistor to reduce the amplitude,
additionally to AC-coupling.
SD
n_REF_CLK
SD
n_REF_CLK
Vcm
200 mV < Input Amplitude or Differential Peak < 800 mV
Vmax
< Vcm + 400 mV
Vmin
> Vcm – 400 mV
SD
n_REF_CLK
SD
n_REF_CLK
400 mV
< SDn_REF_CLK Input Amplitude < 800 mV
0V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com