MPC8377E datasheet(49/126 Pages) FREESCALE

49 / 126 page

MPC8377E PowerQUICC II Pro Processor Hardware Specifications, Rev. 4

Freescale Semiconductor

Enhanced Secure Digital Host Controller (eSDHC)

Figure 29 provides the eSDHC clock input timing diagram.

Figure 29. eSDHC Clock Input Timing Diagram

SD Card Output Hold

tOH

2.5

—

Note:

1 The symbols used for timing specifications herein follow the pattern of t

(first three letters of functional block)(signal)(state)

(reference)(state) for inputs and t(first three letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tSFSIXKH

symbolizes eSDHC full mode speed device timing (SFS) input (I) to go invalid (X) with respect to the clock reference (K) going

to high (H). Also tSFSKHOV symbolizes eSDHC full speed timing (SFS) for the clock reference (K) to go high (H), with respect

to the output (O) going valid (V) or data output valid time. Note that, in general, the clock reference symbol representation is

based on five letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with

the appropriate letter: R (rise) or F (fall).

2 Measured at capacitive load of 40 pF.

3 For reference only, according to the SD card specifications.

4 Average, for reference only.

Table 43. eSDHC AC Timing Specifications for High-Speed Mode (continued)

At recommended operating conditions OVDD = 3.3 V ± 165 mV.

Parameter

Symbol1

Min

Max

Unit

Notes

eSDHC

tSHSCKR

External Clock

tSHSCK

tSHSCKF

VM = Midpoint Voltage (OVDD/2)

operational mode

tSHSCKL

tSHSCKH

MPC8377E Datasheet(PDF) 49 Page - Freescale Semiconductor, Inc